First packaged and then etched packaging structure with single chip normally installed and base islands buried and preparation method of structure

A packaging structure, single-chip technology, used in semiconductor/solid-state device manufacturing, electrical components, electrical solid-state devices, etc. Effects of less stress and deformation, reduced environmental pollution, and improved safety

Active Publication Date: 2013-01-02
JCET GROUP CO LTD
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0019] 3. Glass fiber itself is a kind of foaming material, so it is easy to absorb moisture and moisture due to the storage time and environment, which directly affects the safety capability or reliability level of reliability;
[0020] 4. The surface of the glass fiber is covered with a copper foil metal layer thickness of about 50-100 μm, and the etching distance between the metal layer line and the line can only achieve an etching gap of 50-100 μm due to the characteristics of the etching factor (etching factor: minimum The best manufacturing capability is that the etching gap is approximately equal to the thickness of the object being etched, see Figure 50 ), so it is impossible to truly design and manufacture high-density circuits;
[0022]6. Also because the entire substrate material is made of glass fiber, the thickness of the glass fiber layer is obviously increased by 100~150μm, and it cannot be really ultra-thin encapsulation;
[0023]7. Due to the large difference in material characteristics (expansion coefficient) of the traditional glass fiber plus copper foil technology, it is easy to cause stress deformation in the harsh environment process, directly Affects the accuracy of component loading and the adhesion and reliability of components and substrates

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • First packaged and then etched packaging structure with single chip normally installed and base islands buried and preparation method of structure
  • First packaged and then etched packaging structure with single chip normally installed and base islands buried and preparation method of structure
  • First packaged and then etched packaging structure with single chip normally installed and base islands buried and preparation method of structure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0133] Embodiment 1: single-base island single-turn pin

[0134] Referring to FIG. 22(A) and FIG. 22(B), FIG. 22(A) is a schematic structural diagram of Embodiment 1 of the single-chip front-mounting, first-packaging, and then etching base island-embedded packaging structure of the present invention. Fig. 22(B) is a top view of Fig. 22(A). It can be seen from Fig. 22(A) and Fig. 22(B) that the single chip of the present invention is packaged first and then etched into the base island embedded packaging structure, which includes base island 1 and pins 2, and the front side of the base island 1 is electrically conductive. Or the non-conductive adhesive substance 3 is provided with a chip 4, the front of the chip 4 is connected with the front of the pin 2 by a metal wire 5, the area around the base island 1, the area between the base island 1 and the pin 2 The area, the area between pin 2 and pin 2, the area above base island 1 and pin 2, the area below base island 1 and pin 2, ...

Embodiment 3

[0179] Example 3: Single base island single turn pin passive device

[0180] Referring to FIG. 24(A) and FIG. 24(B), FIG. 24(A) is a schematic structural diagram of Embodiment 3 of the single-chip front-mounting, first-packaging, and then etching base island-embedded packaging structure of the present invention. Fig. 24(B) is a top view of Fig. 24(A). It can be seen from Fig. 24(A) and Fig. 24(B) that the difference between Embodiment 3 and Embodiment 1 is only that: the conductive bonding material is used to bridge the passive between the pin 2 and the pin 2 The device 11, the passive device 11 may be connected between the front of the pin 2 and the front of the pin 2, or may be connected between the back of the pin 2 and the back of the pin 2.

Embodiment 4

[0181] Embodiment 4: ESD ring passive device with single-base island and single-turn pin

[0182] Referring to FIG. 25(A) and FIG. 25(B), FIG. 25(A) is a schematic structural diagram of Embodiment 4 of the single-chip front-mounting, first-packaging, and then etching base island-embedded packaging structure of the present invention. Fig. 25(B) is a top view of Fig. 25(A). It can be seen from Fig. 25(A) and Fig. 25(B) that the difference between embodiment 4 and embodiment 2 is that the passive connection between pin 2 and pin 2 is bridged by conductive bonding material. The device 11, the passive device 11 may be connected between the front of the pin 2 and the front of the pin 2, or may be connected between the back of the pin 2 and the back of the pin 2.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a first packaged and then etched packaging structure with a single chip normally installed and base islands buried and a preparation method of the structure. The structure comprises base islands (1) and pins (2), wherein a chip (4) is arranged on the fronts of the base islands (1); the front face of the chip (4) and the front faces of the pins (2) are connected by metal wires (5); plastic package materials (6) are arranged in the surrounding regions of the base islands (1) and the pins (2) and outside the chip (4) and the metal wires (5); small holes (7) are formed on the surfaces of the plastic package materials (6) on the lower parts of the pins (2); the small holes (7) are communicated with the backs of the pins (2); metal balls (9) are arranged in the small holes (7); and the metal balls (9) are contacted with the backs of the pins (2). The packaging structure and the preparation method have the following beneficial effects that the preparation cost is reduced; the safety and reliability of the packaging body are improved; environmental pollution is reduced; and design and preparation of high-density circuits are truly achieved.

Description

technical field [0001] The invention relates to a single-chip front-mounting first packaging and then etching base island embedded packaging structure and a manufacturing method thereof. It belongs to the technical field of semiconductor packaging. Background technique [0002] The manufacturing process flow of the traditional high-density substrate package structure is as follows: [0003] Step 1, see Figure 38 , take a substrate made of glass fiber material, [0004] Step two, see Figure 39 , opening holes at desired locations on the fiberglass substrate, [0005] Step three, see Figure 40 , coated with a layer of copper foil on the back of the glass fiber substrate, [0006] Step 4, see Figure 41 , fill the conductive material in the position where the glass fiber substrate is punched, [0007] Step five, see Figure 42 , coated with a layer of copper foil on the front of the glass fiber substrate, [0008] Step six, see Figure 43 , coated with a photoresis...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H01L23/495H01L23/31H01L21/50
CPCH01L2224/92247H01L24/97H01L2924/15311H01L2224/48091H01L2224/73265H01L2224/49171H01L2224/97H01L2924/01322H01L2924/181H01L2924/00014H01L2224/85H01L2924/00H01L2924/00012
Inventor 王新潮梁志忠李维平
Owner JCET GROUP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products