On-line upgrading method and device of configuration file of field-programmable gate array (FPGA)

Abstract

The invention discloses an on-line upgrading method and an on-line upgrading device of a configuration file of a field-programmable gate array (FPGA) and is used for accomplishing the on-line upgrading of the configuration file of the FPGA on the premise of no arrangement of an additional logic device and fulfilling the aim that the FPGA can be used after being energized. The on-line upgrading method of the configuration file of the FPGA comprises the following steps that: during the upgrading of the configuration file of the FPGA, a central processing unit (CPU) controls a bus changeover switch to switch off a first data channel between the FPGA and a memory and switch on a second data channel between the CPU and the memory; the CPU updates the configuration file, which is memorized in the memory, of the FPGA; after the configuration file of the FPGA is updated, the CPU controls the bus changeover switch to switch on the first data channel and switch off the second data channel; and the CPU triggers the FPGA to re-load the updated configuration file of the FPGA from the memory, and the FPGA performs configuration.

Description

technical field [0001] The invention relates to the technical field of electronic circuit design, in particular to an FPGA configuration file online upgrade method and device. Background technique [0002] Field Programmable Gate Array (FPGA, Field-Programmable Gate Array) is a programmable array logic (PAL, Programming array logic), general array logic (GAL, generic array logic), complex programmable logic device (CPLD, Complex Programmable Logic Device) based on the further development of the product. It allows the personnel involved to use the hardware description language (Verilog or VHDL) to complete the circuit design, and generate the configuration file through the compilation of the corresponding synthesis tool. When the FPGA loads the configuration file, the FPGA can realize the logic function required by the design. [0003] When the FPGA loads the configuration file, you can use the Joint Test Action Group (JTAG, Joint Test Action Group) download cable to connect...

AI Technical Summary

Problems solved by technology

[0007] In the above two solutions, there are the following problems: In the above-mentioned first solution, a special CPLD device needs to be added, and the CPLD needs to simulate the timing of the interface between the CPU and the memory, and the timing of configuring the FPGA, which takes up more time for the CPLD. Pins consume logical resources; in the second solution above, more processing resources of the resource-intensive CPU need to be occupied. Moreover, since this configuration method needs to be completed after the CPU itself is started and configured, the GPIO of the CPU can only be passed after the software starts to execute. Simulate timing to download the FPGA. Before that, the FPGA is in an unconfigured state, and its logic functions cannot be realized. In many cases, the FPGA needs to be available as soon as it is powered on. Therefore, this method is not applicable to all occasions where the FPGA is used.

Images