Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Sampling clock synchronization method based on decimation/compensation mechanism in ofdm system

A sampling clock synchronization and compensation mechanism technology, applied in synchronization devices, multi-frequency code systems, baseband system components, etc., can solve the problems of system performance degradation, high cost, high noise jitter, etc. Reduce deflection, overcome the effects of high cost and high noise jitter

Active Publication Date: 2015-11-18
SOUTH CHINA UNIV OF TECH
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The purpose of the present invention is to provide a sampling clock synchronization method based on a decimation / compensation mechanism in an OFDM system, to overcome the disadvantages of using a voltage-controlled oscillator to correct the high cost and high noise jitter caused by the sampling clock, and to overcome the above-mentioned existing algorithms. The frequent search of the FFT window by the synchronization module causes the degradation of system performance.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Sampling clock synchronization method based on decimation/compensation mechanism in ofdm system
  • Sampling clock synchronization method based on decimation/compensation mechanism in ofdm system
  • Sampling clock synchronization method based on decimation/compensation mechanism in ofdm system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] The specific implementation of the present invention will be further described below in conjunction with the accompanying drawings, but the implementation and protection scope of the present invention are not limited thereto.

[0049] A sampling clock synchronization method based on decimation / compensation mechanism in OFDM system.

[0050] figure 1 It is a schematic diagram of the sampling clock synchronization method of the OFDM system. It can be seen from the figure that after receiving the data stream, the receiving end first adjusts the FFT window through the symbol synchronization module to find the starting point of the FFT window. Then, through the FFT module, phase offset calculation and threshold detection are performed to determine whether to call the decimation / compensation mechanism. Finally, offset phase angle compensation is performed to complete the clock synchronization process.

[0051] In order to quantify the sampling frequency deviation between t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an extraction / compensation mechanism-based sampling clock synchronization method in an OFDM (Orthogonal Frequency Division Multiplexing) system. The method combines a sampling clock skew estimation method based on pilot sub-carrier average phase deviation increment detection with an extraction / compensation clock synchronization compensation mechanism according to sampling clock skew quantity. The method is used for solving the problem of sampling time migration caused by mismatching of clock frequency in the analog / digital conversion process of a receiving end and a digital / analog conversion process of a transmitting end of the OFDM system, so that interference between OFDM sub-carriers and phase deviation of a constellation diagram after demodulation are effectively reduced. With the method, use of an expensive voltage-controlled oscillator is avoided, and decline of system performance caused by frequently searching an FFT (Fast Fourier Transform) window by a conventional symbol synchronization module is also avoided, so that the sampling clock synchronization method provided by the invention is low in hardware cost and high in efficiency.

Description

technical field [0001] The field that the present invention relates to is a wireless communication system and method, that is, a sampling clock synchronization method for performing frequency domain processing on received pilot symbols in an OFDM wireless communication system. technical background [0002] OFDM (Orthogonal Frequency Division Multiplexing) is a high-speed transmission technology in a wireless environment. Because of its high spectral efficiency and strong resistance to frequency selective fading, it has been widely used in WLAN, WiMAX, 3GPP LTE, DVB-T, etc. It is a wireless communication system and is the core technology of the next generation wireless communication system. [0003] One of the main disadvantages of OFDM is the sensitivity to the synchronization deviation of the transmitting end and the receiving end, including frequency synchronization deviation, symbol synchronization deviation and sampling clock synchronization deviation, which often cause ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L27/26H04W56/00H04L25/02
Inventor 柯峰张钺
Owner SOUTH CHINA UNIV OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products