Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

Field programmable gata array (FPGA)-based metric floating-point multiplier design

A floating-point multiplier, decimal technology, used in instrumentation, computing, electrical digital data processing, etc.

Inactive Publication Date: 2011-05-25
YUNNAN UNIV
View PDF0 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In order to overcome the precision problem of binary / decimal conversion on the existing hardware platform and the time problem of software realizing the decimal multiplication operation, and in order to adapt to people's life usage, the present invention designs a kind of decimal floating-point number multiplier based on FPGA, the The multiplier not only solves the precision problem of binary / decimal conversion on the hardware platform and the time problem of software implementation of decimal floating-point multiplication, but also improves the application range of decimal floating-point multiplication

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Field programmable gata array (FPGA)-based metric floating-point multiplier design
  • Field programmable gata array (FPGA)-based metric floating-point multiplier design
  • Field programmable gata array (FPGA)-based metric floating-point multiplier design

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0068] exist figure 1 In the process, firstly, the model of the decimal floating-point multiplier is designed according to the representation specification of the decimal floating-point number and the principle of multiplication, and then the algorithm is selected or written according to the specific functions that each module of the model needs to realize, and then according to the algorithm principle and logical expression and the whole The connection relationship of the system, using Verilog HDL hardware description language programming and Modelsim professional simulation software to compile and simulate to realize the system design, and finally download and verify on the FPGA platform, and realize the design of the decimal floating-point multiplier based on FPGA by hardware. The specific flow of decimal floating-point multiplication operation is as follows: first, two registers are designed to store the input operands, and then output to the preprocessing module for operan...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a field programmable gata array (FPGA)-based metric floating-point multiplier design. The design adopts advanced and quick algorithms such as densely-packed decimal (DPD) coding, novel binary-coded decimal (BCD) coding, signed-digit radix-5, decimal 32:2 carry-save adder (CSA) and the like, is realized by programming through a Verilog hardware description language and can perform multiplication of 64-digit decimal floating-point numbers in accordance with the Institute of Electrical and Electronic Engineers (IEEE) 754-2008 new standard. The design effectively solves the problem of conversion accuracy existing in binary / decimal operation on the conventional hardware platform and the time problem of the realization of decimal floating-point multiplication by using software, consumes a small number of hardware resources and has high operation speed and a simple structure; moreover, according to the performance and characteristic of the FPGA, a system can be developed repeatedly, and a decimal floating-point unit which is accordant with the IEEE 754-2008 standard specification can be further developed and designed. The design is mainly applied to industries such as bank finance, image processing, medical treatment and the like.

Description

Technical field [0001] The present invention relates to a kind of FPGA-based decimal floating-point multiplier design, which has adopted DPD (Densely-packeddecimal) coding, novel BCD coding, Signed-Digit radix-5 and Decimal 32: 2CSA and other advanced and fast algorithms, using Verilog HDL hardware description language programming implementation, capable of multiplication of 64-bit decimal floating-point numbers conforming to the new IEEE 754-2008 standard on the FPGA development platform, which is mainly used in banking, financial, image processing, and medical industries. Background technique [0002] Currently, the IEEE Standard for Binary Floating-Point Arithmetic (IEEE 754-1985) is the most widely used standard for floating-point arithmetic and is used by many CPUs and floating-point arithmetic units. However, the launch of the new standard IEEE 754-2008 in August 2008 revised the two standards IEEE 754-1985 and IEEE 854-1987, and defined the representation specificatio...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F7/57
Inventor 杨军郭义雄丁俊李娜
Owner YUNNAN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products