Memory apparatus cascading method, memory system as well as memory apparatus
A storage device and storage system technology, applied in the field of communications, can solve the problem of no connection scheme based on PCIE bus, and achieve the effect of improving system storage space
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0024] Embodiment 1 describes a serial cascading technical solution.
[0025] Such as figure 1 As shown, the host Host is connected to any RAMBOX device (RAMBOX1 shown in the figure) through a PCIE bus adapter card and a PCIE bus cable. The host Host is used as a control device. After the PCIE signal generated from the host Hos via the PCIE bus cable is processed by the PCIE SWITCH bridge (for example: PEX 8548 / PEX 8508) in the RAMBOX device, multiple pairs of PCIE signals can be generated. These signals are the same, and one pair is used for This RAMBOX device uses it, and the signals of other pairs are output to the dedicated interconnection port based on the PCIE bus for use by other RAMBOX devices.
[0026] In the embodiment of the present invention, each RAMBOX device is provided with a dedicated interconnection port based on the PCIE bus, so when a RAMBOX device and the host are connected through the PCIE bus cable and the PCIE bus adapter card, the connection between ...
Embodiment 2
[0030]The solution described in the second embodiment is different from the first embodiment. The first embodiment is a serial cascading solution, while the second embodiment is a star cascading solution.
[0031] Such as figure 2 As shown, the host Host is connected to any RAMBOX device (RAMBOX1 shown in the figure) through a PCIE bus adapter card and a PCIE bus cable. The PCIE signal generated from the host through the PCIE bus cable can be extended to multiple pairs of PCIE signals after being processed by the PCIE SWITCH bridge in the RAMBOX device (for example: PEX 8548 / PEX 8508), these signals are the same, one pair For the use of this RAMBOX device, the signals of other pairs are output to the dedicated interconnection port based on the PCIE bus for use by other RAMBOX devices.
[0032] In the embodiment of the present invention, each RAMBOX device has a dedicated interconnection port based on the PCIE bus, so when a RAMBOX is connected to the host through a PCIE bus ...
Embodiment 3
[0036] The scheme described in Embodiment 3 is a combination of the schemes of Embodiment 1 and Embodiment 2 at the same time, that is, a cascade scheme in which serial cascade and star cascade are mixed.
[0037] Such as image 3 As shown in , on RAMBOX1, N (N=>1) dedicated interconnection ports of PCIE bus are transferred. Connect the PCIE bus cable drawn from the host to the dedicated interconnection port 1 in RAMBOX1 through the PCIE bus adapter card, and the dedicated interconnection port 1 is connected to the PCIESWITCH bridge 1 in RAMBOX1, and the PCIE SWITCH bridge 1 connects the input PCIE After signal processing, one pair of signals is made available to the device, and the other pairs are routed to other dedicated interconnect ports.
[0038] For RAMBOX2 to RAMBOX N, use figure 1 The described method realizes serial cascading, that is, for RAMBOX2, the dedicated interconnection port 3 of RAMBOX2 is connected with the dedicated interconnection port 2 of RAMBOX1 thro...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com