Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Read-write control circuit, method and apparatus for two-port RAM

A read-write control and dual-port technology, applied in the field of memory, can solve the problems of adding control logic, function logic cannot read parameters, and increasing the burden of DSP

Active Publication Date: 2008-07-23
HONOR DEVICE CO LTD
View PDF0 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] 1. DSP is required to add a "configuration ready flag" for each address parameter, which increases the burden on DSP;
[0010] 2. If the DSP writes the configuration preparation flag by mistake, the function logic will not be able to read the configured parameters;
[0011] 3. It is necessary to add complex control logic of "configuration ready flag"

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Read-write control circuit, method and apparatus for two-port RAM
  • Read-write control circuit, method and apparatus for two-port RAM
  • Read-write control circuit, method and apparatus for two-port RAM

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0084] The first embodiment of the read-write control method of the dual-port RAM of the present invention, as shown in Figure 8, includes:

[0085] 801. Decode the first port address bus signal to generate a set of first port storage unit selection signals; the set of first port storage unit selection signals is at a high level at the output end corresponding to the first port address bus signal, low on the remaining outputs;

[0086] 802. Perform an AND operation on the group of first port storage unit selection signals and first port write enable signals respectively;

[0087] 803. Reverse respectively a group of first-port storage unit selection signals after AND operation;

[0088] 804. Before at least 3 clock cycles, output a group of first port memory unit selection signals after AND operation as a group of memory unit read mask signals; after at least 3 clock cycles, output a group of first port after inversion The memory cell selection signal is output as a group of...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The practical example of the invention discloses a read write control circuit with a dual-port RAM, a device and a method thereof, relating to the technical field of storage, and the invention is invented for evading read write conflict problem of the dual-port RAM. The circuit comprises a comparison circuit, a negation gate and a first coincidence gate, wherein the comparison circuit is used to output read screen signals of a storage unit corresponding with bus signals of a second port address, the negation gate is used to inverse the read screen signals of the storage unit which are corresponding with the bus signals of the second port address, one input end of the first coincidence gate receives the read screen signals of the storage unit which are corresponding with the bus signals of the second port address after being inversed, the other input end of the first coincidence gate receives the read enable signals of a second port, and the output end of the first coincidence gate is connected with the read enable end of the second port. The practical example of the invention can be used in chip circuit designing.

Description

technical field [0001] The invention relates to memory technology, in particular to a read-write control circuit, method and device of a dual-port RAM. Background technique [0002] RAM (Random Access Memory, random access memory) can be divided into single-port RAM (SPRAM) and dual-port RAM (DPRAM) according to the number of ports. Dual-port RAM can be divided into synchronous clock RAM and asynchronous clock RAM according to whether the clocks adopted by the two ports are synchronized. In the asynchronous clock RAM, each port has an independent control terminal (port enable terminal, read enable terminal, write enable terminal), address terminal, and data terminal, and the two ports share a memory. [0003] In digital circuits, device characteristics include: setup time and hold time. The setup time is the time required for the input signal to be stable before the effective edge of the clock signal arrives at the input terminal of the device. The hold time is the time t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C7/22G11C8/12G11C8/10
Inventor 赵宇翔王小璐
Owner HONOR DEVICE CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products