Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Display device and control method thereod

A display device and switching element technology, applied in static indicators, instruments, etc., can solve problems such as inability to level shift, lagging in the establishment of output voltage, and increased on-resistance of NMOS3, and achieve stable driving and low power consumption. Effect

Active Publication Date: 2006-12-06
JAPAN DISPLAY INC +1
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0012] Therefore, even if VIN becomes Hi level and NMOS3 is turned on, the voltage of the output terminal will be pulled to VAL via NMOS2, so that the level cannot be converted to VAH normally.
[0013] On the contrary, when the threshold voltage Vth of NMOS2 is increased so that Vth>VDL-VAL, when VIN is at the Hi level, the voltage drop caused by the threshold voltage of NMOS1 increases. At this time, the on-resistance of NMOS3 increases, resulting in The establishment (rising edge) lag of the output voltage and other issues

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Display device and control method thereod
  • Display device and control method thereod
  • Display device and control method thereod

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0045] figure 1 It is a schematic configuration diagram showing the whole of the liquid crystal display device of the present invention, and includes one transparent insulating substrate SUB among a pair of transparent insulating substrates (for example, glass substrates) arranged to face each other with liquid crystal interposed therebetween. The center portion of the surface of the transparent insulating substrate SUB on the liquid crystal side except for the periphery is the display area AR.

[0046] In this display area AR, there is formed a figure 1 Among them, a plurality of gate signal lines GL extending in the x direction and juxtaposed in the y direction, and a plurality of drain signal lines DL extending in the y direction and juxtaposed in the x direction.

[0047] Here, each area surrounded by two adjacent gate signal lines GL and two adjacent drain signal lines DL constitutes a pixel area, in which a thin film transistor TFT and a pixel electrode PX are provide...

Embodiment 2

[0152] Below, for implementing figure 1 Embodiment 2 of the present invention of the voltage level converter VLC of the liquid crystal display device shown will be described.

[0153] Figure 7 The circuit structure of the voltage level converter VLC of this embodiment is shown. The voltage level shifter VLC is described in Example 1 by combining the 2 figure 2 The voltage level translators shown are connected to form a circuit.

[0154] Figure 7 The voltage level shifter shown is the first stage converter with figure 2 The configuration of the voltage level shifting circuit of the first embodiment shown is the same, and therefore description thereof will be omitted.

[0155] In the second-stage voltage level shifter, no capacitor equivalent to the capacitor CPA in the first-stage level shifter is provided, and the node N4, which is the output signal of the first-stage voltage level shifter, becomes the second-stage voltage level shifter. The input signal of the leve...

Embodiment 3

[0188] Below, for implementing figure 1 Embodiment 3 of the present invention of the voltage level converter VLC of the liquid crystal display device shown will be described. Figure 9 The circuit structure of the voltage level converter VLC of this embodiment is shown.

[0189] Figure 9 The voltage level shifter VLC shown includes: a voltage level shifting block consisting of two stages (circuit structure and Figure 7 roughly the same), which is used to improve the rising speed of the output potential of the voltage level conversion circuit; figure 2 roughly the same), which is used to improve the output potential drop speed and generate a high-amplitude gate voltage required to reduce the on-resistance of the MOS transistor connected to the low-potential power supply VAL in the output stage circuit of the voltage level conversion block.

[0190] Next, the connection structure of each element will be described. exist Figure 9 In the voltage level shifter shown, the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Provided are a display device and a control method thereof. The voltage level shifter for driving the resistance-capacitance load RL and CL of the display device includes: a charging circuit (6) composed of capacitors CPA, NMOS1, capacitor CB and NMOS3, a discharge circuit (7) composed of NMOS2, NMOS4 and NMOS5, And a reset signal generation circuit (RST) provided in the preceding stage of the discharge circuit (7). The reset signal generation circuit (RST) inputs a signal / VIN that is inverted from the input pulse VIN, and supplies its output to the gate terminals of NMOS2, NMOS4, and NMOS5, whereby the discharge circuit (7) is reliably turned on and off. open.

Description

technical field [0001] The present invention relates to a display device and a control method thereof, in particular to an active matrix type display device in which a display driving circuit is formed on a substrate surface of a display panel and a control method thereof. Background technique [0002] A liquid crystal display device is a type of active matrix display device. On the surface of one of the two substrates facing each other across the liquid crystal that is in contact with the liquid crystal, a plurality of gate signal lines arranged in parallel in the vertical direction A region surrounded by two gate signal lines and two drain signal lines among the plurality of drain signal lines parallel in the horizontal direction is a pixel region. [0003] The pixel region has a thin film transistor operated by a scan signal supplied from one gate signal line, and a pixel electrode supplied with an image signal from one drain signal line via the thin film transistor. [...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G09G3/36G09G3/20G02F1/133
CPCG09G2310/0289G09G3/3696G09G3/3688
Inventor 万场则夫宫泽敏夫工藤泰幸
Owner JAPAN DISPLAY INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com