Glitch-free multiplexer and glitch transmission prevention

Abstract

When a signal glitches, logic receiving the signal may change in response, thereby charging and / or discharging nodes within the logic and dissipating power. Providing a glitch-free signal may reduce the number of times the nodes are charged and / or discharged, thereby reducing the power dissipation. A technique for eliminating glitches in a signal is to insert a storage element that samples the signal after it is done changing to produce a glitch-free output signal. The storage element is enabled by a 'ready' signal having a delay that matches the delay of circuitry generating the signal. The technique prevents the output signal from changing until the final value of the signal is achieved. The output signal changes only once, typically reducing the number of times nodes in the logic receiving the signal are charged and / or discharged so that power dissipation is also reduced.

Description

Technical field [0001] The present disclosure relates to preventing glitch (GLITCH) from propagating in the circuit. In particular, the present disclosure relates to eliminate burrs in the signal by inserting a storage element that sampling signal samples to generate a burning output signal. Background technique [0002] The conventional sequence circuit includes a combined logic having an input by a synchronization register or trigger. "Combined Logic" refers to a logic that receives one or more inputs, combines these inputs to generate output, without storing the state of input, output, or any intermediate value. In other words, the combined logic is "stateless" and can be asynchronous (not being driven by the clock signal). In contrast, for the sequence circuit (logic), the register is stored. [0003] At the rising edge of the clock, the output of the register is just changing once. However, multiple paths of combined logic may cause multiple changes to occur before the signa...

AI Technical Summary

Problems solved by technology

However, multiple paths through combinatorial logic can cause the signal output by the combinatorial logic to change multiple times before reaching its final level

Images