Demux display screen driving circuit and control method thereof
A technology of driving circuit and control method, which is applied in the direction of static indicators, instruments, etc., can solve the problems of demux circuit driving force drop, affect the display effect, and display unevenness, so as to solve the uneven display of the screen, improve the display effect, and improve driving force effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0035]Please refer tofigure 1 withimage 3Embodiments of the present invention one as:
[0036]Please refer tofigure 1 A DEMUX display drive circuit includes a transistor T1, a transistor T2, a transistor T3, a transistor T4, a transistor T5, a transistor T6, a transistor T7, a transistor T8, a transistor T9, a capacitor CR, a capacitor CG, and a capacitor Cb, the transistor T1. The gate is connected to the first DEMUX control line, and the source of the transistor T1 is electrically connected to one end of the capacitor CR, the drain and the gate of the transistor T2 and the gate of the transistor CR, and the other end of the capacitor CR is connected to the second Demux control. Line, the gate of the transistor T2 is connected to the third Demux control line, the gate of the transistor T4, the second Demux control line, the source of the transistor T4, respectively, one end of the capacitor CG, the drain of the transistor T5 and The gate of the transistor T6 is electrically connected,...
Embodiment 2
[0051]Please refer tofigure 2 withimage 3Embodiment 2 of the present invention:
[0052]A Demux Display Drive Circuit Control Method, including the following steps:
[0053]S1, in the first time period, the gate of the control transistor T1 and the gate of the transistor T8 are input to high level;
[0054]S2, in the second time period, the other end of the control capacitor CR and the gate of the transistor T4 are input to high level;
[0055]S3, in the third time period, the other end of the gate of the control transistor T2 and the capacitor CG inputs high level;
[0056]S4, in the fourth time period, the other end of the gate of the control transistor T5 and the other end of the capacitor Cb is input to high level; the first period, the second time period, the third time period, and the fourth time period are sequentially continuous. The time period.
[0057]Specific embodiment of the control method of the above DEMUX display drive circuit is:
[0058]The DEMUX display drive circuit designed in this...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com