Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Software segmentation method based on FPGA logic

A software and logic technology, applied in the field of software segmentation based on FPGA logic, which can solve problems such as incorrect function, poor operation performance of the entire IC circuit, and unstable operation.

Active Publication Date: 2021-01-05
S2C
View PDF5 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The traditional software segmentation method based on FPGA logic adopts the minimum cut algorithm based on graph theory. Most of its multi-FPGA prototype systems only consider the resource weight and interconnection constraints of a single FPGA, resulting in poor operating performance of the entire segmented IC circuit, incorrect functions or job instability

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Software segmentation method based on FPGA logic

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] Embodiments of the present disclosure will be described in detail below in conjunction with the accompanying drawings.

[0032] Embodiments of the present disclosure are described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present disclosure from the contents disclosed in this specification. Apparently, the described embodiments are only some of the embodiments of the present disclosure, not all of them. The present disclosure can also be implemented or applied through different specific implementation modes, and various modifications or changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the present disclosure. It should be noted that, in the case of no conflict, the following embodiments and features in the embodiments can be combined with each other. Based on the embodiments in the present disclosure, a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of electronic computer software application, and particularly relates to a software segmentation method based on FPGA logic. The method comprises a FlipFlop and FPGA analysis step, a compression ratio presetting step and a segmentation step. Processing of related constraints such as clock domain grouping, FlipFlop and compression ratio which influence IC circuit operation is added into a traditional minimum cut algorithm based on resource weight, so that the operation clock frequency constraint of an IC circuit system can be met in a multi-FPGA prototype system segmentation process, an obtained segmentation result enables the whole IC circuit to be better in operation performance, correct in function and stable in work.

Description

technical field [0001] The invention belongs to the technical field of electronic computer software applications, and in particular relates to a software segmentation method based on FPGA logic. Background technique [0002] With the development of computing technology and the advent of the era of big data, the segmentation of VLSI has attracted more and more attention. Typical applications include the segmentation of multi-FPGA logic systems in VLSI simulation verification. Weights divide logic circuits into groups, enabling scalable, high-performance system verification. [0003] The traditional software segmentation method based on FPGA logic adopts the minimum cut algorithm based on graph theory. Most of its multi-FPGA prototype systems only consider the resource weight and interconnection constraints of a single FPGA, resulting in poor operating performance of the entire segmented IC circuit, incorrect functions or Work is unstable. Contents of the invention [0004...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/331G06F115/02G06F115/10
CPCG06F30/331G06F2115/02G06F2115/10
Inventor 张吉锋李伟
Owner S2C
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com