Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip and method for I2C bus expansion

A chip and bus technology, applied in the field of board card design, can solve the problems of ineffective protection of I2C signals, difficult wiring, high cost of external expansion chips, etc., to reduce board card density and design difficulty, reduce design cost, and prevent hanging dead effect

Inactive Publication Date: 2019-03-19
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF12 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of this, the purpose of the embodiments of the present invention is to propose a chip and method for I2C bus expansion, which can solve the problems of high cost, difficult wiring and inability to effectively protect I2C signals in the prior art using external expansion chips

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip and method for I2C bus expansion
  • Chip and method for I2C bus expansion

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to make the object, technical solution and advantages of the present invention clearer, the embodiments of the present invention will be further described in detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0025] Based on the above purpose, the first aspect of the embodiments of the present invention proposes an embodiment of a chip for I2C bus extension. figure 1 Shown is a schematic of the chip.

[0026] Such as figure 1 As shown in , the chip may include: a register bank 101-104 for storing port configuration information; a configurable port 105, including multiple groups of I / O pins, each group having three I / O pins; and a control unit 106, respectively connected to the register groups 101-104 and the configurable port 105, for reading and writing register data and separately configuring the working mode and working state of each group of I / O pins according to the port configuration information. Amo...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a chip used for I2C bus expansion. The chip comprises a register set used for storing port configuration information; the configurable port comprises a plurality of groups of I / O pins, and each group comprises three I / O pins; and a control unit, wherein the control chip is connected with the register block and the configurable port respectively; the I / O pins are used for independently configuring the working mode and the working state of each group of I / O pins according to the port configuration information, and when one group of I / O pins are configured to be in an I2Cworking mode, three I / O pins in the I / O pins are used for transmitting an I2C clock signal, an I2C data signal and an I2C alarm signal respectively; and when the group of I / O pins is configured into aGPIO working mode, three I / O pins in the group of I / O pins are respectively used for independently transmitting GPIO signals. The single-path I2C signal is expanded into the multi-path I2C signal andthe conversion expansion of the I2C signal and the GPIO signal by adopting the existing chip on the main board, and a special switching chip does not need to be additionally arranged on the main board, so that the design cost can be reduced, and the board card density and the design difficulty are reduced.

Description

technical field [0001] The invention relates to the field of board design, more specifically, a chip and method for I2C bus expansion. Background technique [0002] The I2C (Inter-Integrated Circuit) bus is a simple, two-way two-wire synchronous serial bus developed by Philips. It uses the data line SDA and the clock line SCL to form a communication line. Each device can be connected to the bus in parallel to realize data transmission and reception. The devices are independent of each other and distinguished by a unique bus address, which has the advantages of less wiring, simple control methods, and high communication speed. [0003] The I2C bus not only has less wiring and simple control methods, but also is compatible with the SMBUS bus and the PMBUS bus. Therefore, the I2C bus is widely used inside the server for device management. Since the bus capacitance stipulated by the I2C bus protocol cannot exceed 400pF, only limited I2C devices can be mounted on an I2C bus. Wh...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/40G06F13/42
CPCG06F13/4022G06F13/4282G06F2213/0016
Inventor 张广乐
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products