Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A high-speed and low-jitter frequency and phase detector and clock data recovery circuit

A clock data recovery, frequency and phase detector technology, applied in the direction of electrical components, power automatic control, etc., can solve the problems of unsuitable data signals, PFD complexity, etc., achieve a large capture range, reduce jitter, and improve tuning linearity Effect

Active Publication Date: 2022-04-05
NANJING UNIV OF POSTS & TELECOMM
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Of course, since the clock can be regarded as a special data signal, generally clock-based PFD is not suitable for data signals, but data-based PFD can be applied to clock signals, and relatively speaking, data-based PFD is more complicated many

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A high-speed and low-jitter frequency and phase detector and clock data recovery circuit
  • A high-speed and low-jitter frequency and phase detector and clock data recovery circuit
  • A high-speed and low-jitter frequency and phase detector and clock data recovery circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] The present invention will be further described below in conjunction with the accompanying drawings.

[0039] Such as figure 1 Shown is a brand-new frequency and phase detector, which can retain the fast frequency acquisition capability of Bang-Bang PFD, and can also obtain low jitter performance in the phase detection stage after frequency locking.

[0040] refer to Figure 7 It is a high-speed and low-jitter frequency and phase detector of the present invention. Frequency and phase detectors include Q-channel Bang-Bang-type PDs (DFF6, DFF7, DFF8), I-channel Bang-Bang-type PDs (DFF1, DFF3, DFF5), three-state output FD and two DFFs (DFF2 and DFF4 ), two XORs (used to form Alexander PD). Among them, the Bang-Bang type PD of Q road, DATA IN with CLK Q As the input signal of DFF6 and DFF7, CLK Q Connect to DFF6 in reverse. DFF8 samples the output of DFF6 on the falling edge of DFF7; DATA in the Bang-Bang type PD of I channel IN with CLK I As the input signal of D...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-speed and low-jitter frequency and phase detector and a clock data recovery circuit. The frequency and phase detector includes a Q-channel Bang-Bang PD that generates a Q-channel signal, an Alexander PD that generates an I-channel signal, and a three-state Output FD; the Q-way Bang-Bang PD includes DFF6, DFF7, and DFF8; the Alexander PD includes DFF1, DFF2, DFF3, DFF4, DFF 5, XOR1, and XOR2, wherein DFF1, DFF3, and DFF5 form an I-way Bang-Bang Bang type PD; the three-state output FD includes Latch1, Latch2 and a three-state selector. The Alexander PD in the present invention adds two DFFs and two XORs to the Bang-Bang PD. FD consists of two latches and a tri-state selector. The PFD of the present invention can not only quickly perform the frequency acquisition function in the frequency identification process, but also enable the Alexander PD to perform the phase tracking process after the frequency is locked.

Description

technical field [0001] The invention relates to a high-speed and low-jitter frequency and phase detector and a clock data recovery circuit to improve loop performance, which belongs to the design technology of semiconductor integrated circuits. Background technique [0002] Phase Frequency Detector (PFD for short) detects and judges the input data signal and the clock signal recovered from the loop, and obtains the corresponding output according to the phase relationship between the clock signal and the data signal. It has important applications in phase-locked loops and clock recovery circuits. In integrated circuits, frequency and phase detectors are mainly divided into two categories: one is the PFD based on a periodic signal (clock), and the other is a PFD based on a pseudo-random signal. Of course, since the clock can be regarded as a special data signal, generally clock-based PFD is not suitable for data signals, but data-based PFD can be applied to clock signals, and...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H03L7/087H03L7/08H03L7/099
CPCH03L7/0807H03L7/087H03L7/0995
Inventor 张长春王新稳
Owner NANJING UNIV OF POSTS & TELECOMM
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com