Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

ESD detection device, integrated circuit and method applied to digital integrated circuits

A technology of an integrated circuit and a detection method, which is applied to circuit devices, emergency protection circuit devices for limiting overcurrent/overvoltage, emergency protection circuit devices, etc. Occupying resources and other problems, to achieve the effect of real-time ESD exceeding the limit, improving efficiency and real-time discovery

Active Publication Date: 2019-09-27
SHENZHEN GOODIX TECH CO LTD
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, this method will occupy the resources of the external main controller, affect other operations, and the efficiency is relatively low, and it is impossible to detect ESD exceeding the limit in real time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • ESD detection device, integrated circuit and method applied to digital integrated circuits
  • ESD detection device, integrated circuit and method applied to digital integrated circuits
  • ESD detection device, integrated circuit and method applied to digital integrated circuits

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. Although exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited by the embodiments set forth herein. Rather, these embodiments are provided for more thorough understanding of the present disclosure and to fully convey the scope of the present disclosure to those skilled in the art.

[0035] see figure 1 , the embodiment of the present application provides an ESD detection device applied to digital integrated circuits, including:

[0036] The verification read control module 11 is configured to initiate a read operation to the flip-flop set module.

[0037] The verification calculation module 12 is configured to receive the trigger value transmitted by the trigger set module according to the read operation, per...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Disclosed are an ESD detection apparatus and method applied to digital integrated circuit, and an integrated circuit. The apparatus includes: a check read control module, configured to initiate a read operation for a flip-flop set module; and a check calculation module, configured to receive a data value sent by the flip-flop set module according to the read operation, perform check calculation according to the data value, and determine, according to comparison of a result of the check calculation and a history check calculation result, whether an ESD overrun is present. According to the present application, a simple circuit structure is employed to detect the ESC overrun, without occupying resources of an external main controller. As such, other operations may not be affected, the efficiency is improved, and the ESD overrun may be detected in real time.

Description

technical field [0001] The embodiments of the present invention relate to the technical field of ESD detection, in particular to an ESD detection device, integrated circuit and method applied to digital integrated circuits. Background technique [0002] ESD (Electro-Static discharge) electrostatic discharge has always been an important factor to be considered in the design of integrated circuits. The integrated circuit has an upper limit for the tolerance voltage of ESD. For example, 10KV means that the integrated circuit can tolerate the ESD voltage of -10KV to +10KV. If the ESD voltage exceeds this range, the ESD exceeds the limit. ESD exceeding the limit is likely to cause temporary or permanent damage to the devices inside the integrated circuit. [0003] For digital circuits, ESD overruns may cause the value of the flip-flop of the basic storage unit of the digital circuit to jump, from "0" to "1" or from "1" to "0", resulting in The operation of the circuit related t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H02H9/00
Inventor 王光耀
Owner SHENZHEN GOODIX TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com