Method for evaluating loss of signal link

A signal link and link technology, applied in the computer field, can solve the problem of not knowing the signal insertion loss of the complete link, and achieve the effect of improving product quality and accuracy

Inactive Publication Date: 2018-01-09
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In the above verification process, although the signal quality of the complete link can be obtained, the specific insertion loss of the complete link signal is unknown

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for evaluating loss of signal link
  • Method for evaluating loss of signal link
  • Method for evaluating loss of signal link

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0028] Such as figure 1 A method for evaluating signal link loss is shown, and the method includes the following steps:

[0029] S1: Prepare the link unit to be tested and test tools. Since this application uses the principle of eye diagram testing to implement, the link unit to be tested includes server motherboards, adapter cards, signal cables, and high-speed hard disk backplanes. Tools include oscilloscope, signal test fixture.

[0030] S2: Measure the output amplitude Ai of the main board and test the output amplitude Ao of the backplane respectively. The specific implementation process is as follows:

[0031] S21: Connect one interface of the adapter card to the SATA port of the motherboard, and then connect the PCIe test tool connected to the oscilloscope to the other interface (hard disk interface) of the adapter card, so that the motherboard, adapter card, signal test tool and oscilloscope are connected Complete the signal loop, turn on the main board, adjust the os...

Embodiment 2

[0043] Such as Figure 5 A method for evaluating signal link loss is shown, and the method includes the following steps:

[0044] S1: Prepare the link unit to be tested and test tools. Since this application uses the principle of eye diagram testing to implement, the link unit to be tested includes server motherboards, adapter cards, signal cables, and high-speed hard disk backplanes. Tools include oscilloscope, signal test fixture.

[0045] S2: Measure the output amplitude Ai of the main board and test the output amplitude Ao of the backplane respectively. The specific implementation process is as follows:

[0046]S21: Connect one interface of the adapter card to the SATA port of the motherboard, and then connect the PCIe test tool connected to the oscilloscope to the other interface (hard disk interface) of the adapter card, so that the motherboard, adapter card, signal test tool and oscilloscope are connected Complete the signal circuit, turn on the main board, adjust the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a method for evaluating the loss of a signal link. The method comprises the following steps that: S1: preparing a link unit to be tested and a testing tool; S2: independently measuring the output amplitude Ai of a mainboard end, and testing the output amplitude Ao of a back board; and S3: utilizing a formula IL=-20logAo / Ai to calculate the loss value of the link. By use of the scheme, a mature signal eye pattern testing method can be used for carrying out the integral signal link insertion loss testing of a mainboard external circuit or signal cable insertion loss testing under a situation that no new test instruments or test jigs are increased, the requirement of a server product in a design verification stage is met, and product quality is greatly improved.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a method for evaluating signal link loss. Background technique [0002] The communication solution for the high-speed hard disk backplane is to use PCIe, SAS and SATA buses for communication. In practical applications, in order to consider the use cost and communication quality, it is necessary to accurately judge the insertion loss of the signal link. The so-called insertion loss Insertion Loss (English Insertion Loss, IL for short) refers to the specific insertion loss of the signal from the motherboard side through the signal interface, signal cable, and hard disk backplane interface. [0003] At present, in order to verify the signal quality, the PCIe test fixture, SAS or SATA test fixture is used to accurately extract the signal from the hard disk backplane, and the signal eye diagram is obtained by combining the oscilloscope and test software. Finally, the eye diagram is ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/22G06F11/263
Inventor 何英东
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap