Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A Non-rectangular Layout Method of FPGA Reconfigurable Resources Based on Clipping Method

A layout method, non-rectangular technology, applied in the field of electronics, can solve the problems of long time-consuming layout algorithm, layout failure, etc., and achieve the effect of improving the success rate of layout, reducing the complexity of the model, and improving the calculation efficiency

Active Publication Date: 2020-07-28
XI AN JIAOTONG UNIV
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The technical problem to be solved by the present invention is to provide a non-rectangular model of FPGA logic functions to be laid out based on the clipping method for the deficiencies in the above-mentioned prior art, so as to solve the problems of layout failure and layout algorithm taking too long

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A Non-rectangular Layout Method of FPGA Reconfigurable Resources Based on Clipping Method
  • A Non-rectangular Layout Method of FPGA Reconfigurable Resources Based on Clipping Method
  • A Non-rectangular Layout Method of FPGA Reconfigurable Resources Based on Clipping Method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] see Figure 1 to Figure 8 , the invention discloses a method for non-rectangular layout of FPGA reconfigurable resources based on clipping method, comprising the following steps:

[0041] S1, non-rectangular model modeling

[0042] Define the set of regions to be laid out for n logic functions N={x i ,y i ,w i ,h i ,λ i},i=1,2,...,n, such as figure 1 shown by x i ,y i ,w i ,h i A rectangular logical function area to be laid out can be determined, x indicates the abscissa of the starting position of the area, y indicates the ordinate of the starting position, w indicates the width, and h indicates the height.

[0043] Among them, λ is the clipping range, λ i ={α i1 ,α i2 ,β i1 ,β i2}, α is the abscissa, and β is the ordinate.

[0044] Specific clipping method: traverse all points within the λ range, and calculate the projection of each point in the horizontal (x-axis) and vertical (y-axis) directions, such as figure 2 As shown, the coordinates of the pr...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an FPGA (Field Programmable Gate Array) reconfigurable resource non-rectangular layout method based on a cutting method. According to the method, firstly, n logic function layout requiring region sets N are defined; a cutting range lambda is determined; all points in the lambda are traversed; the protection of each point in the horizontal and vertical directions is calculated; the rectangle is divided into four parts to be cut so as to obtain a layout requiring logic function non-rectangular description model; then, FPGA chip reconfigurable resources are divided according to lines according to the layout requiring logic function non-rectangular description model; and the reconfigurable resource non-rectangular layout method is defined through chip reconfigurable resource data preprocessing and logic function layout requiring region data preprocessing. A region division method is used, so that the occurrence of an extreme shape model is effectively avoided; the layout failure rate is reduced; through the setting of a cutting range threshold value and the introduction of data preprocessing before the layout, the useless workload is effectively avoided; the time consumption of a layout algorithm is reduced; and the work expenditure of an embedded system is further reduced.

Description

technical field [0001] The invention belongs to the field of electronic technology, and in particular relates to a method for non-rectangular layout of FPGA reconfigurable resources. Background technique [0002] Field Programmable Gate Array (Field Programmable Gate Array, FPGA) is a mainstream chip that supports reconfigurable computing (Reconfigurable Computing, RC). Resource reuse. When adopting FPGA-based reconfigurable embedded system upgrade, there is no need to purchase new hardware devices, and only need to reprogram the FPGA chip to realize new logic functions. Therefore, FPGAs are widely used in embedded systems where hardware devices are expensive and require frequent upgrades or function changes, such as aerospace, data centers, medical care, smart cities and other fields. [0003] Reconfigurable technology has gone through two stages of development: static reconfigurable and dynamic reconfigurable. Unlike a static reconfigurable system that must write all lo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/392
CPCG06F30/392
Inventor 伍卫国王今雨赵东方秦朝楠
Owner XI AN JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products