Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Neutral-point voltage balance and common-mode voltage suppression method for three-level inverter

A three-level inverter and voltage balancing technology, which is applied to electrical components, output power conversion devices, and AC power input to DC power output. It can solve the problems of output waveform influence and less consideration of midpoint voltage. Achieve the effect of simple logical judgment

Active Publication Date: 2016-09-28
丹阳博亚新材料技术服务有限公司
View PDF4 Cites 28 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Existing studies rarely consider the balance of the mid-point voltage when suppressing the common-mode voltage. If the mid-point voltage fluctuates greatly, the amplitude of the common-mode voltage will also change accordingly, resulting in a greater impact on the output waveform.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Neutral-point voltage balance and common-mode voltage suppression method for three-level inverter
  • Neutral-point voltage balance and common-mode voltage suppression method for three-level inverter
  • Neutral-point voltage balance and common-mode voltage suppression method for three-level inverter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0037] figure 1 It is a three-phase three-level ANPC inverter topology: each phase bridge arm consists of six switching devices S x1 , S x2 , S x3 , S x4 , S x5 , S x6 (where x represents the three phases of a, b, and c); C1 and C2 are the upper and lower capacitors;

[0038] figure 2 It is a traditional three-level space vector diagram (Space Vector Diagram, SVD). The entire space vector diagram is divided into six regions A to F, and each region is similar in nature. The basic vectors of the three-level inverter can be divided into 6 large vectors, 6 medium vectors, 6 pairs of positive and negative small vectors and 3 zero vectors according to the modulus length.

[0039] Through analysis, the relationship between the three-level vector state and the common-mode voltage amplitude can be obtained as shown in the following table:

[0040] Table 1 Three-level vector state and common-mode voltage amplitude table

[0041]

[0042] It can be seen from the above table ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a neutral-point voltage balance and common-mode voltage suppression method for a three-level inverter, and mainly provides a novel visual space vector modulation (VSVM) method. The method comprises the following steps: defining a new visual zero vector to just include zero vector 000; defining a novel visual small vector to be composed of an original negative small vector and two negative small vectors adjacent to the original negative small vector; and defining a new visual medium vector to be composed of an original medium vector and two medium vectors adjacent to the original medium vector. By using the space vector definition method, each composite vector cannot cause neutral-point voltage to be fluctuated, and basic vectors forming the novel visual space vector do not include positive small vectors and zero vector PPP and NNN, so that the output common-mode voltage is relatively small. When external nonlinear factors enable the neutral-point voltage to be fluctuated, on the basis of a new visual space vector modulation strategy, the action time distribution factors for each composite vector are appropriately adjusted by comparing the size of three-phase load current, so that neutral-point voltage balance is controlled.

Description

technical field [0001] The invention relates to a three-level inverter control strategy, in particular to a method for neutral point voltage balance and common-mode voltage suppression of a three-level inverter. Background technique [0002] In order to ensure the long-term reliable and stable operation of the multilevel NPC inverter, it is necessary to ensure the neutral point voltage balance. In recent years, the problem of midpoint voltage balance has been widely concerned by scholars at home and abroad. Its control strategies mainly include the following types: (1) Carrier sinusoidal PWM injected with zero-sequence components; (2) Based on specific harmonic elimination PWM, by fine-tuning the specific harmonic elimination PWM switching angle to change the action time of the zero state to achieve control point voltage; (3) based on space vector PWM (Space Vector Modulation, SVM), the control of the midpoint voltage is realized by controlling the vector action time distri...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H02M7/483H02M7/5387
CPCH02M7/483H02M7/5387H02M1/0038
Inventor 胡存刚
Owner 丹阳博亚新材料技术服务有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products