An Optimized Flash Memory Address Mapping Method
A technology of address mapping and flash memory, which is applied in the field of optimized flash memory address mapping to simplify the access process, save cache access time, and improve utilization
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0036] Below according to accompanying drawing of description, in conjunction with specific embodiment, the present invention is further described:
[0037] An optimized flash memory address mapping method, in the demand-based page-level address mapping (DFTL) method, a global translation page mapping table GTD is maintained in the memory, and at the same time, the address mapping cache CMT is used in the memory to cache the conversion For frequently accessed address mapping items in a page, the data unit of the cache is the entire address translation page, which unifies the granularity of the address mapping information in the flash memory and the cache, and each address translation page contains the mapping information of the 1MB address space. For frequent access to local data, you only need to access the page-level address mapping cache without accessing the flash memory; at the same time, when a translation page needs to be replaced out of the cache, all the updated addres...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com