Method for debugging BMS lower computer by utilizing upper computer
A technology of a subordinate computer and a subordinate computer is applied in the field of debugging a BMS subordinate computer by using a host computer, which can solve problems such as inconvenience, and achieve the effect of improving professionalism and reducing the trouble of flashing programs.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Examples
Embodiment Construction
[0014] The following is a clear and complete description of the technical solution of the present invention through specific implementation methods. Obviously, the described embodiments are only part of the embodiments of the present invention, rather than all of them. Based on the embodiments of the present invention, those skilled in the art All other embodiments obtained by the skilled person without creative work belong to the protection scope of the present invention.
[0015] A method for using a host computer to debug a BMS lower computer, comprising the steps of:
[0016] Monitoring data: debug the function of sending data periodically by the lower computer;
[0017] Calibration data: debug the function of receiving ID data and sending ID data of the lower computer;
[0018] Data processing: process the periodically sent data and calibration data, and when the data information is confirmed to be correct, the data of the lower computer is normal;
[0019] Hardware con...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com