Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Security detection method for design of cryptographic algorithm hardware

A cryptographic algorithm and hardware design technology, applied in the security detection field of cryptographic algorithms, can solve the problems of increased chip production cost, difficult analysis conditions, low chip security, etc. Consume the simple effect of alignment

Inactive Publication Date: 2014-05-21
TIANJIN UNIV
View PDF3 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

If the security of the cryptographic chip is judged after its production, such as DPA (Differential Power Analysis) attack on it, relatively expensive tools are usually required, and the analysis conditions are relatively difficult
In addition, if the security of the chip is too low, it needs to be improved, which will greatly increase the production cost of the chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Security detection method for design of cryptographic algorithm hardware
  • Security detection method for design of cryptographic algorithm hardware

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] A security detection method for a cryptographic algorithm hardware design of the present invention will be described in detail below in conjunction with the embodiments and the accompanying drawings.

[0023] A security detection method for cryptographic algorithm hardware design of the present invention mainly includes four parts: public key cryptographic algorithm research, cryptographic execution algorithm hardware architecture design, cryptographic hardware circuit design, and power consumption attack resistance analysis. These four parts are closely related. The first two parts are theoretical improvements to the hardware implementation of the cryptographic algorithm. They mainly optimize the cryptographic algorithm from the perspective of theory and hardware architecture, so that the operating speed of the cryptographic chip is improved and the anti-attack performance is enhanced. The third part is to use Verilog HDL, VHDL and other hardware description languages ​...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a security detection method for the design of cryptographic algorithm hardware. The method comprises the steps of analyzing cryptographic algorithm, and adding protective measures into the cryptographic algorithm according to an analyzing result; performing architectural design on password hardware, and formulating and adding the hardware protective measures; programming the password hardware, and generating an ASIC (Application Specific Integrated Circuit) password chip circuit layout according to the programming result; and performing power resistance analysis on the password chip, and verifying the security of the chip, including the acquiring of power consumption information and the analysis of data. According to the method, the characteristic of an EDA (Electronic Design Automation) tool capable of stimulating the chip operation power consumption to obtain the stimulated power consumption of the chip at a chip design early stage can be maximally utilized, so that the stimulated power consumption is more accurate in operation, lower in noise, simpler in power alignment, and is more likely to perform power consumption attack analysis in comparison with the operation consumption of the chip. The stimulated and synthesized results are only analyzed and the real chip is not needed, so that the research cost is low, and the total cost for producing the password chips in a company can be reduced.

Description

technical field [0001] The invention relates to a security detection method of a cryptographic algorithm. In particular, it relates to a security detection method for cryptographic algorithm hardware design which utilizes EDA tools in the early stage of chip design to simulate the characteristics of chip operation power consumption to detect the security of cryptographic algorithm hardware design. Background technique [0002] In recent years, the rapid development of computer, microelectronics and network technology has greatly improved the degree of informatization in modern society. Portable devices and wireless networks have widely penetrated into various fields of human social life, such as online chat, digital TV, electronic consumption, identity authentication, transportation and medical care, water, electricity, gas and other public utilities. The dependence on information technology in various fields is also increasing. While information technology brings great con...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L9/06
Inventor 郭炜丁兆晶魏继增
Owner TIANJIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products