Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Non-volatile semiconductor memory device and readout method thereof

A non-volatile, semiconductor technology, applied in information storage, static memory, read-only memory, etc., can solve the problem of prolonged sensing time, and achieve the effect of avoiding channel boost and shortening sensing time

Active Publication Date: 2014-02-12
POWERCHIP SEMICON MFG CORP
View PDF6 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in this case, there is a problem of prolonged sensing time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Non-volatile semiconductor memory device and readout method thereof
  • Non-volatile semiconductor memory device and readout method thereof
  • Non-volatile semiconductor memory device and readout method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0079] Figure 6A is an operation timing chart of the read method of the NAND-type flash EEPROM according to Embodiment 1 of the present invention. exist Figure 6A In 23a, the initial pulse voltages of the select gate lines SGD and SGS start with a voltage rising to a high level. Thereafter, the select gate transistor connected to the select gate line SGD is turned off. Then, the selection gate transistor connected to the selection gate line SGD is turned on and the selection gate transistor connected to the selection gate line SGS is turned off. Then, the selection gate transistor connected to the selection gate line SGD is turned off and the selection gate transistor connected to the selection gate line SGS is turned on.

[0080] Here, when the voltage of the word line starts to rise, the voltage rises quickly. For example, if the word line voltage takes 5 µs to reach Figure 4 95% of PASV, which means the voltage has risen to 63% at the time point of 1.7 microseconds....

Embodiment 2

[0082] Figure 6B is an operation timing chart of the read method of the NAND flash EEPROM according to the second embodiment of the present invention. exist Figure 6B In 23b, the initial pulse voltages of the select gate lines SGD and SGS start with a voltage rising to a high level. Thereafter, the select gate transistor connected to the select gate line SGS is turned off. Then, the selection gate transistor connected to the selection gate line SGD is turned off and the selection gate transistor connected to the selection gate line SGS is turned on. Then, the selection gate transistor connected to the selection gate line SGD is turned on and the selection gate transistor connected to the selection gate line SGS is turned off.

Embodiment 3

[0084] Figure 6C It is an operation timing chart of the reading method of the NAND flash EEPROM according to the third embodiment of the present invention. exist Figure 6C In 23c, the initial pulse voltages of the select gate lines SGD and SGS start with a voltage rising to a high level. Thereafter, the select gate transistor connected to the select gate line SGD is turned off. Then, the selection gate transistor connected to the selection gate line SGD is turned on and the selection gate transistor connected to the selection gate line SGS is turned off. Then, the selection gate transistor connected to the selection gate line SGD is turned off and the selection gate transistor connected to the selection gate line SGS is turned on. Furthermore, the above actions are performed repeatedly. In Embodiment 3, the width of the control pulse for turning on / off the selection gate transistor is smaller than that in Embodiments 1 and 2. Meanwhile, in Embodiment 3, the number of co...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A non-volatile semiconductor device includes: memory strings formed by series connection of memory cells respectively connected to word lines, wherein each memory string is connected between a bit line and a source line via first and second select gate transistors; and a control circuit controlling the first and second select gate transistors, such that when voltage of the word line is raised to a predetermined value for data readout from the memory cell, a first status where the first select gate transistor is turned on and the second select gate transistor is turned off and second status where the first select gate transistor is turned off and the second select gate transistor is turned on are generated alternately.

Description

technical field [0001] The present invention relates to an electrically rewritable nonvolatile semiconductor storage device (EEPROM) such as a flash memory and a reading method thereof. Background technique [0002] A plurality of memory cell transistors (hereinafter referred to as memory cells) connected in series between the bit line and the source line form a NAND string, and a plurality of NAND strings are highly integrated to form a NAND type non-volatile semiconductor storage device. Technology. [0003] For a standard NAND type non-volatile semiconductor memory device, the erasing operation is performed by applying a high voltage (eg, 20V) to the semiconductor substrate and 0V to the word line. Thereby, electrons are extracted from the floating gate (that is, the charge accumulation layer composed of polysilicon, etc.), so that the threshold value is lower than the erasing threshold value (eg -3V). On the other hand, the writing operation is performed by applying 0V...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C16/26
CPCG11C16/0483G11C16/26
Inventor 大石正幸伊藤伸彦
Owner POWERCHIP SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products