Method compatible with multiple memory timing sequences and digital television terminal

A digital TV terminal and timing technology, applied in the field of electronics, can solve problems such as complicated compatibility methods, different memory size configurations, and increased costs.

Inactive Publication Date: 2013-12-18
SHENZHEN COSHIP ELECTRONICS CO LTD
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

This technology helps improve data processing efficiency when accessing memories on multi-chip systems (MC). It uses an interface called I/F) for transmitting signals between devices like computers or servers. By measuring how much current they are doing during certain times while still being able to access them quickly enough, this system allows each chip's own processor time to determine which parts it needs faster than other components within its range. Additionally, if there were any issues with older CPU cores used later due to changes made overtime, these techniques help ensure consistently high performance across all types of computer hardware configurations.

Problems solved by technology

The technical problem addressed in this patented technology relates to improving compatibility between multiple types of memories used for storing data on an electronic device such as Digital Video Terminal or Personal Computer Memory Card International Association cards. This can lead to more efficient utilization of space within these devices while maintaining their functionality.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method compatible with multiple memory timing sequences and digital television terminal
  • Method compatible with multiple memory timing sequences and digital television terminal
  • Method compatible with multiple memory timing sequences and digital television terminal

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of the present invention.

[0036] See figure 1 , which is a schematic flowchart of a method compatible with multiple memory timings provided by an embodiment of the present invention, the method includes:

[0037] S101, detecting the voltage value of the GPIO port, and converting the voltage value into a memory timing identifier;

[0038] Specifically, at least one GPIO port is reserved in the GPIO (General Purpose Input Output) port of the CPU (Central Processing Unit, central processing u...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The embodiment of the invention discloses a method compatible with multiple memory timing sequences and a digital television terminal. The method includes the steps that the voltage value of a GPIO port is detected, and the voltage value is converted into memory timing sequence identification; the memory timing sequence corresponding to the memory timing sequence identification is searched for; a native memory timing sequence is set to be the found memory timing sequence. By the adoption of the method compatible with the multiple memory timing sequences and the digital television terminal, compatibility with multiple memory chips can be achieved simply in a low-cost mode.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Owner SHENZHEN COSHIP ELECTRONICS CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products