Wafer-level packaging structure and packaging method of image sensor
A wafer-level packaging and image sensor technology, which is applied in the manufacture of electrical solid-state devices, semiconductor devices, semiconductor/solid-state devices, etc., can solve problems affecting the overall performance of the chip, poor light reception and emission, and light transmission.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0029] When using the existing wafer-level packaging technology to package the image sensor, at the end of the packaging process, the package cover needs to be peeled off from the wafer, but how can the package cover be easily and conveniently removed without damaging the wafer? There is still no effective solution to peeling off from the wafer.
[0030] To this end, the present invention provides a wafer-level packaging structure and packaging method of an image sensor. The wafer-level packaging structure of the image sensor includes: a wafer to be packaged; a wafer located on the first surface of the wafer to be packaged and located in the chip area The pad and image sensing area inside; the first dike structure located on the surface of the pad; the package cover arranged opposite to the first surface of the wafer to be packaged, and the second dike located on the surface of the package cover structure, the position of the second dike structure corresponds to the position o...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com