Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip and method for realizing low-power-consumption mode

A low-power mode, low-power logic technology, applied in the field of chips that implement low-power mode, can solve problems such as the inability of internal RAM to retain data, reduce the probability of instantaneous increase in chip current, enhance reliability, The effect of extending the power-down hold-up time

Active Publication Date: 2015-03-18
HANGZHOU SILAN MICROELECTRONICS
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a chip and method for realizing low power consumption mode, so as to be able to judge when the power supply voltage of the chip is powered off, and then solve the problem that the internal RAM may not be able to retain data due to the uncertain power-off time, and effectively It greatly reduces the probability of the instantaneous increase of the chip current caused by false triggering

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip and method for realizing low-power-consumption mode
  • Chip and method for realizing low-power-consumption mode
  • Chip and method for realizing low-power-consumption mode

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0054] In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, the present invention can be implemented in many other ways different from those described here, and those skilled in the art can make similar extensions without violating the connotation of the present invention, so the present invention is not limited by the specific implementations disclosed below.

[0055] Such as image 3 As shown, in conjunction with 4, the present invention provides a chip for implementing a low power consumption mode in detail. The chip for implementing the low power consumption mode includes: a reference source circuit 100 , a power supply voltage low vol...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a chip for realizing a low-power-consumption mode, comprising a standard reference source circuit capable of outputting appointed electrical level and bias, a power supply voltage low-voltage detection circuit, a low-power-consumption logic control circuit, and a digital logic unit, wherein the power supply voltage low-voltage detection circuit is used for comparing sampled chip current and voltage with the appointed electrical level and outputting a marking signal; the low-power-consumption logic control circuit is used for correspondingly outputting a control signal according to the change of high and low electrical levels of the marking signal; and the digital logic unit receives a control signal of the high electrical level and the chip enters the low-power-consumption mode; under the control of a clock signal, the standard reference source circuit and the power supply voltage low-voltage detection circuit can sample the change of the voltage of a power supply of the chip at regular time; and when the chip is at the low-power-consumption mode, the digital logic unit receives a control signal of the lower electrical level, and the chip quits the low-power-consumption mode. The invention further provides a method for realizing the low-power-consumption mode so as to solve the problem that the time of delaying data keeping time when power is suddenly off and reduce the problem of the possibility of instantly increasing the chip current, caused by spurious triggering.

Description

technical field [0001] The invention belongs to the field of chips, and in particular relates to a chip and a method for realizing a low power consumption mode. Background technique [0002] Chips usually require the power supply to work properly within a certain voltage range. For battery VBAT applications, the power supply voltage of the chip is usually required to be between 1.8V and 3.6V. When the battery VBAT voltage is lower than 1.8V, although the system cannot work normally, users often expect that the important data stored in the internal RAM will not be lost during the operation of the chip, and the original data stored in the internal RAM can continue to be used after the battery is replaced. data. Although the data stored in the internal RAM will be lost when the chip is completely powered off, as long as the power supply voltage of the chip is higher than 0.7V, the RAM can still maintain its internal data. In addition, when the battery VBAT is replaced, the p...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G05B19/042G11C11/4063G11C11/413
Inventor 冯兵陈国栋
Owner HANGZHOU SILAN MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products