Semiconductor device packaging method and semiconductor device package
A device packaging and semiconductor technology, applied in semiconductor devices, semiconductor/solid-state device parts, semiconductor/solid-state device manufacturing, etc., can solve problems such as increasing the size of discrete semiconductor devices
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0026] It should be understood that the drawings are merely schematic and not drawn to scale. It should also be understood that like reference numbers are used throughout the drawings to indicate like or similar parts.
[0027] figure 1 A discrete semiconductor device package 100 is schematically depicted side mounted on a carrier 200 such as a PCB. The discrete semiconductor device package 100 includes a top contact 130 and a bottom contact 150, and has a wetting layer 140 applied to the top contact 130 to enhance its solderability (ie, its adhesion to solder materials). This wetting layer can be a plating layer or an under bump metallurgy (UBM). Suitable materials for wetting layer 140 are known to those skilled in the art. A further wetting layer (not shown) may be applied over the bottom contact 150 . Alternatively, the bottom contact 150 may be constructed of a material that has good adhesion properties with solder to be applied thereon.
[0028] A discrete semicondu...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com