Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for realizing multi-serial-port extension by using FPGA (field programmable gate array)

A multi-serial port and serial port technology, applied in the field of serial port communication, can solve the problems of not being able to meet the diversity of user data and the inability to realize multi-serial port expansion, etc., and achieve the effects of low power consumption, convenient and flexible connection, and convenient expansion

Inactive Publication Date: 2012-07-04
XIAN KEYWAY TECH
View PDF1 Cites 14 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The purpose of the present invention is to provide a method of utilizing FPGA to realize multi-serial port expansion, which solves the problem that in the background technology, multi-serial port expansion cannot be realized, the diversity of user data cannot be satisfied, and thus the maximum performance cannot be brought into play in various application environments. technical issues

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for realizing multi-serial-port extension by using FPGA (field programmable gate array)
  • Method for realizing multi-serial-port extension by using FPGA (field programmable gate array)
  • Method for realizing multi-serial-port extension by using FPGA (field programmable gate array)

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0047] Next, according to the address allocation of registers and registers in Table 1 above, we will introduce in detail the functions and specific implementations of these registers during the interaction process.

[0048] 1) Interrupt status register (UARTINT): bit[7:0] corresponds to the interrupt status of channels 7 to 0, respectively, the corresponding bit is 5-1, indicating that the corresponding channel generates an interrupt, and 0, indicating no interrupt. The 8 serial ports can work in parallel, and there are 8 FIFOs corresponding to them in the FPGA. When an interrupt occurs, the DSP needs to know which channel sent it, so there is an interrupt status register.

[0049] 2) Interrupt depth register (S_INT_DEPTH): programmable interrupt depth, for example: writing 128 indicates that the channel receives 128 bytes and generates an interrupt. The UART converts the received data into parallel data and puts it in the FIFO. When there are as many bytes as there are, an i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for realizing multi-serial-port extension by using an FPGA (field programmable gate array) includes the steps: connecting a processor with the FPGA through a parallel bus, a DSP (digital signal processor) data line and an address line; constructing a serial port top control module and defining registers for configuring working modes of serial ports, wherein the serial port top control module comprises nine registers for being configured by a DSP, five status registers for returning to current operating conditions of the serial ports and registers for configuring Baud rate; and completing operation of the registers by means of coordination of the processor and the FPGA and through the parallel bus, the DSP data line and the address line, so that a serial port extension function is realized. The method is capable of realizing UART (universal asynchronous receiver / transmitter) interface extension based on the parallel bus and has the advantages of small size, low power consumption, high reliability, high safety, low systematic cost and the like, and all functions of a special serial-port extension chip are achieved.

Description

technical field [0001] The invention belongs to the technical field of serial port communication, and uses a field programmable device FPGA as an interface to realize the communication between a digital signal processor DSP and an external asynchronous communication interface UART. It specifically relates to a method for realizing multi-serial port expansion by using VHDL language programming. Background technique [0002] Field programmable device FPGA is a device widely used in recent years. It has the characteristics of high integration, small size, low power consumption, high reliability, high security, low system cost, good flexibility and easy connection. Therefore, it is widely used in modern Widely used in electronic technology. There are abundant resources in the FPGA chip, and its numerous input and output ports can be freely defined by the user, and the data width can be directly connected to the address line of the processor data line, even without level convers...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F13/40
CPCY02B60/1228Y02B60/1235Y02D10/00
Inventor 刘升何健
Owner XIAN KEYWAY TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products