SRAM type fpga single event effect test system and method
A single event effect and test system technology, which is applied in the field of SRAM-type FPGA single event effect test system, can solve problems such as complex process, high professional ability, and undisclosed issues, and achieve simple operation, good real-time performance, and high accuracy.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0059] like figure 1 As shown, it is a composition block diagram of the SRAM type FPGA single event effect test system of the present invention, including a single-chip processor, RS232 interface circuit, USB interface circuit, test FPGA and storage unit. The present invention is in concrete implementation, and single-chip processor selects the C8051F020 of Silicon Laboratories Company for use, and test FPGA selects the Cyclone III series FPGAEP3C120F780C7 of Altera Company for use, and the Virtex series FPGAXQV300-4CB228 of Xilinx Company for use for tested FPGA, and the serial configuration port of this FPGA is JTAG port, and the parallel configuration port is SelectMAP port.
[0060] Firstly, carry out the corresponding initialization operation, and after power-on, the single-chip processor and test FPGA automatically complete the program loading and initialization. Test the FPGA to cyclically detect the signal input of the USB interface. If the configuration program downl...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com