Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Microprocessor with alu integrated into load unit

A microprocessor and instruction processing technology, applied in the direction of concurrent instruction execution, machine execution device, etc., can solve the problems of consuming a lot of time and time consumption

Active Publication Date: 2011-01-12
VIA TECH INC
View PDF3 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The advantage of using different load / store units and ALUs is that the architecture is simple and fast. However, the disadvantage is that it takes a lot of time to transfer the results between the various units through the registers. Part of this problem can be solved by transferring The transfer bus is used to transfer a result from one execution unit to another directly without going through registers, but this still has the problem of time consumption, that is, the delay that occurs during the transfer ( delay) situation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Microprocessor with alu integrated into load unit
  • Microprocessor with alu integrated into load unit
  • Microprocessor with alu integrated into load unit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053]The inventors of the present invention have found that in the design of a pipeline flow loading unit, a part of frequency cycles may not be used in the last stage, that is to say, the delay time generated by the circuit in the last stage of the loading unit is only A fraction of the frequency cycle time. Therefore, the present invention advantageously integrates an arithmetic logic unit into the last stage of the load unit in an embodiment, so that the load unit can first load the load data extracted from the memory into the destination register. Perform arithmetic logic operations. Through this advantageous design, the time required for transferring the loaded data to another ALU to execute the ALU can be saved. The microprocessor of the present invention uses a load / store microprocessor architecture that implements the non-load / store x86 architecture of the processor (or the macroarchitecture of the processor). The instruction translator generates a special type of l...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A superscalar pipelined microprocessor includes a register set defined by an instruction set architecture of the microprocessor, execution units, and a store unit, coupled to the cache memory and distinct from the other execution units of the microprocessor. The store unit comprises an ALU. The store unit receives an instruction that specifies a source register of the register set and an operation to be performed on a source operand to generate a result. The store unit reads the source operand from the source register. The ALU performs the operation on the source operand to generate the result, rather than forwarding the source operand to any of the other execution units of the microprocessor to perform the operation on the source operand to generate the result. The store unit operatively writes the result to the cache memory.

Description

technical field [0001] The present invention mainly relates to the technical field of microprocessors, in particular to a microprocessor architecture (microarchitecture) of a microprocessor. Background technique [0002] A typical example of an RISC processor is that the processor uses a load / store architecture, that is, the processor includes a load instruction to load an operand from memory to the processor A register of the processor, the processor also includes a store instruction for storing an operand in a register of the processor into memory. In a typical example, the load and store instructions described above are the only instructions that access memory, while other instructions that perform arithmetic / logic operations receive their respective operands from registers and write the results to registers, i.e., non-load Or store instructions are not allowed to specify operands in memory, which allows most non-load or store instructions to be executed in a single freq...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/30G06F9/38
Inventor 吉拉德·M·卡尔柯林·艾迪罗德尼·E·虎克
Owner VIA TECH INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products