Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for designing embedded, isomorphic, symmetric and dual-core microprocessor

A design method and embedded technology, applied in machine execution devices, concurrent instruction execution, etc., can solve the problems of no articles published, no mature chips available, and multi-core research work has not really started, to maintain synchronization and good synchronization. Effect

Inactive Publication Date: 2009-12-02
XI AN JIAOTONG UNIV
View PDF0 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In view of the processor development direction mentioned in the above background technology, on the one hand, only a few companies such as INTEL have launched multi-core processors in the world, and multi-core research is still in its infancy; Related articles published, showing that domestic multi-core research has not really started

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for designing embedded, isomorphic, symmetric and dual-core microprocessor
  • Method for designing embedded, isomorphic, symmetric and dual-core microprocessor
  • Method for designing embedded, isomorphic, symmetric and dual-core microprocessor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments.

[0043] see figure 1 , the dual-core microprocessor implementation method based on shared register set of invention, carries out in the following manner:

[0044] 1) Use common PC registers to realize the synchronization of dual-core instruction fetches, avoiding repeated instruction fetches or omissions of instruction fetches by two cores, that is, dual-cores;

[0045] 2) Use the shared register file to realize the flexibility of dual-core resource sharing and data exchange, avoiding the need to expand the instruction set to achieve data sharing;

[0046] 3) By adopting the register correlation elimination strategy and the pipeline control merging strategy, the two pipelines are managed in a unified manner, and the work coordination of the two pipelines is realized.

[0047] The above common PC register scheme: core 1 and core 2 share a PC r...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for designing an embedded, isomorphic, symmetric and dual-core microprocessor, which forms inner core units by module division according to the relative independency of an instruction fetch unit, a decoding unit, a control unit and a data path internal logistic module, designs a 32-bit dual-core RISC micro structure by using internal modules of a 32-bit RISC micro structure as an IP and expanding functions according to requirements, realizes the synchronization in terms of dual-core instruction fetch and avoids repeated instruction fetch of the two cores or instruction fetch omission by adopting a common PC register proposal, simplifies design by using a policy of sequential emission, namely executing according to the instruction fetch sequences of the two cores, designs a shared register file proposal according to data exchange between the two cores to allow the two cores to share resources, improve data exchange flexibility, avoid realizing data sharing by expanding an instruction set and reduce design period, and adopts a policy of assembly line control combination to realize unified management of two assembly lines and operational coordination of the two assembly lines.

Description

technical field [0001] The invention belongs to the technical field of VLSI design, and in particular relates to a design method for an embedded isomorphic symmetrical dual-core RISC microprocessor applied to a multi-core CPU. Background technique [0002] The leap in microprocessor performance is firstly the result of process improvements and secondly the result of processor core architecture improvements. From the perspective of technology, the current semiconductor technology has experienced the rapid development of silicon transistors, integrated circuits, ultra-large-scale integrated circuits, and very large-scale integrated circuits, which has brought about rapid improvements in the computing performance and application capabilities of microprocessors. From the perspective of architecture, since the advent of the computer in 1946, its architecture has undergone many important changes, the most significant of which is the transition from the Complex Instruction Set Comp...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38
Inventor 邵志标邹刚左坤谈杰
Owner XI AN JIAOTONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products