Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-core processor oriented real-time thread migration method

A technology of multi-core processors and processor cores, which is applied in the direction of multi-programming devices, program startup/switching, etc., can solve problems such as difficult to achieve load balance, and achieve the effect of improving performance and shortening time

Inactive Publication Date: 2011-04-27
ZHEJIANG UNIV
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Difficult to achieve load balancing by statically distributing load through prior task placement

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core processor oriented real-time thread migration method
  • Multi-core processor oriented real-time thread migration method
  • Multi-core processor oriented real-time thread migration method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] 1) Thread migration between processor cores, all processor cores have private first-level cache, shared second-level cache and memory:

[0025] In most current multi-core processor architectures, processor cores have a private L1 cache and share L2 cache and memory. All processor cores share memory, so there is no need to transfer code and data in shared memory during thread migration. All processor cores share the second-level cache. When threads migrate, the data in the first-level cache of the source processor core only needs to be written back to the second-level cache instead of being written back to the memory.

[0026] 2) Thread migration initialization supported by hardware:

[0027] Most modern processors contain a series of debug registers. The PowerPC 405 processor contains four 32-bit instruction address compare registers. A hardware interrupt is generated when the value in the program count register equals the value in the address compare register of an ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a real-time thread migration method oriented to multi-core processors. The method makes full use of the characteristics of a multi-core hardware system with shared second-level cache and memory so as to effectively achieve real-time thread migration on the multi-core processors. The method has the advantages of realizing thread migration initialization with hardware support and thread migration among processor cores, not needing to spend any time in polling system variables in thread runtime, reducing data transmission among the processor cores during thread migration,obviously improving the performance of thread execution and shortening the time of thread migration. The method can be used for various multi-core processors.

Description

technical field [0001] The invention relates to a thread migration method between processor cores on a multi-core hardware architecture. Background technique [0002] Due to the increase of processor clock frequency, the continuous rise of processor power consumption and temperature has led to the limit of processor manufacturers' competition in speed. Faced with the limit of this growth, microprocessor manufacturers have turned to the embrace of multi-core processor technology. Multi-core processor technology has opened up a new prospect for processor performance improvement. Some companies claim that the processors they produce will use multi-core architecture in an all-round way. [0003] Multi-core processor chips provide better concurrency and better system performance per watt than single-core processor chips. Concurrency provides higher performance scaling for control systems, network routing, and other devices. If these systems take full advantage of the concurre...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/48
Inventor 施青松陈度马建良吴斌斌王超曹满冯德贵王勇刚胡威陈天洲
Owner ZHEJIANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com