Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for forming semiconductor device and semiconductor device

A technology for semiconductors and devices, which is applied to the formation method of semiconductor devices and the field of semiconductor devices, can solve the problems of overall performance decline of the device, unfavorable device performance, and cannot be used to make up for sags, etc., and achieves the effects of improving sags and improving performance.

Inactive Publication Date: 2012-06-06
SEMICON MFG INT (SHANGHAI) CORP
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

like Figure 1E As shown, since the recesses 110 and 120 on both sides of the gate and its sidewall layer are located at the substrate where the source / drain is located, the source / drain 107, 108 formed by ion implantation at this position, and the above The metal silicide 130 must also be recessed with the substrate surface, so that the source / drain region and the channel under the gate are not on the same level, which is detrimental to the performance of the device
[0006] Especially for small-sized devices, because the distance between the source / drain is smaller, it is more sensitive to the depression of the source / drain silicon surface on both sides of the gate, the above-mentioned substrate surface on both sides of the gate The recesses 110 and 120 make the source / drain of the device lower than the channel below the gate, which will lead to multiple performance parameters of small-sized devices, such as parasitic capacitance between the gate and source / drain, the source of the device / drain region resistance, device drive current, device operating speed, etc., have significant changes, and eventually lead to a decline in the overall performance of the device
[0007] In order to fill the depressions that appear on the wafer surface during the manufacturing process, the Chinese patent application No. 97199089.1 discloses a method for filling the depressions on the wafer surface, but the method utilizes tetraethyl orthosilicate (TEOS) to grow silicon oxide. The flattening of the wafer surface, and it is applicable to the wafer surface with silicon oxide on the surface, this method obviously cannot be used to make up for the depression of the substrate surface at the source / drain position mentioned above

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming semiconductor device and semiconductor device
  • Method for forming semiconductor device and semiconductor device
  • Method for forming semiconductor device and semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0030] The processing method of the present invention can be widely applied in many applications, and can utilize many suitable materials to make, and below is to illustrate by preferred embodiment, certainly the present invention is not limited to this specific embodiment, this field Common replacements known to those skilled in the art undoubtedly fall within the protection scope of the present invention.

[0031] Secondly, the present invention is described in detail using schematic diagrams. When describing the embodiments of the present invention in detail, for the convenience of explanation, the cross-sectional view showing the device structure will not be partially enlarged according to the general scale, which should not be used...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a forming method of a semiconductor device and comprises the following steps: a substrate is provided; a gate oxide layer is formed on the substrate; a poly silicon layer is formed on the gate oxide layer; the poly silicon layer and the gate oxide layer are etched to form gates; a strained layer with compressive stress is deposited on the substrate and the gates; the strained layer is removed. A semiconductor device made by the manufacturing method of the invention has the advantages that the substrate surface on both sides of the gate is not lower than the substrate surface below the gate, which relieves the depression conditions of source sections or leakage sections and solves the problem of the degradation of the device caused by the depression conditions.

Description

technical field [0001] The invention relates to the technical field of semiconductor manufacturing, in particular to a method for forming a semiconductor device and the semiconductor device. Background technique [0002] With the rapid development of ultra-large-scale integrated circuits, the integration of chips is getting higher and higher, and the size of devices is getting smaller and smaller. The impact of various effects caused by the high density and small size of devices on the production results of semiconductor processes is also becoming more and more prominent. . [0003] In metal-oxide-semiconductor field-effect transistors (MOSFETs), when the device size is reduced to below 65nm, some unevenness on the wafer surface, such as the depression on the source / drain surface, will have a significant impact on the performance and working speed of the device , and the MOSFET device manufactured by the existing manufacturing process often has depressions on the wafer surf...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L29/78
Inventor 张海洋陈海华马擎天
Owner SEMICON MFG INT (SHANGHAI) CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products