Diode array architecture for addressing nanoscale resistive memory arrays

Abstract

The present memory structure includes thereof a first conductor, a second conductor, a resistive memory cell connected to the second conductor, a first diode connected to the resistive memory cell and the first conductor, and oriented in the forward direction from the resistive memory cell to the first conductor, and a second diode connected to the resistive memory cell and the first conductor, in parallel with the first diode, and oriented in the reverse direction from the resistive memory cell to the first conductor. The first and second diodes have different threshold voltages

Description

BACKGROUND OF THE INVENTION [0001] 1. Technical Field [0002] This invention relates generally to memory devices, and more particularly, to a memory array incorporating resistive memory cells. [0003] 2. Background Art [0004] Generally, memory devices associated with computers and other electronic devices are employed to store and maintain information for the operation thereof. Typically, such a memory device includes an array of memory cells, wherein each memory cell can be accessed for programming, erasing, and reading thereof. Each memory cell maintains information in an “off” state or an “on” state, also referred to as “0” and “1” respectively, which can be read during the reading step of that memory cell. [0005] As such electronic devices continue to be developed and improved, the amount of information required to be stored and maintained continues to increase. FIG. 1 illustrates a type of memory cell known as a nanoscale resistive memory cell 30, which includes advantageous char...

AI Technical Summary

Problems solved by technology

This leads to problems in achieving breakdown of the diode, which is essential in erasing the associated memory cell as described above.

Images