A fixed-point divider and operational method thereof

Abstract

This invention discloses a fix point divider, which comprises character generator, absolute generator, judger, difference generator and product generator. This invention also discloses one method of the fix point computation, which comprises the following steps: getting divider and divided absolute value to get product character for memory according to divider and divided; judging whether the divided value is larger or equal to divider absolute; if yes, then computing divided value highest valid bit and that of divider to get the different; getting the divided and divider product according to product bit, absolute value, otherwise output as zero.

Description

technical field [0001] The invention relates to digital circuit technology, in particular to a fixed-point divider and a method for realizing operation thereof. Background technique [0002] In digital signal processing, division operation circuits are often involved. However, there is no synthesizable division statement in the high-level hardware description language, such as VHDL and Verilog HDL, neither provide division-related statements. At present, one of the fixed-point division circuit devices includes a multiplication unit, the circuit structure is very complex, consumes more logic gate circuits, and has a larger delay; the other division circuit uses redundant codes composed of two-level operations. The redundant code addition unit mixed with binary forms a division array, and uses a selector to form an array conversion circuit that directly converts the quotient of redundant codes into binary form. The circuit structure is also more complicated and consumes more ...

AI Technical Summary

Problems solved by technology

However, there are no synthesizable division statements in high-level hardware description languages, such as VHDL and Verilog HDL, which do not provide division-related statements

At present, one of the fixed-point division circuit devices includes a multiplication unit, the circuit structure is very complex, consumes more logic gate circuits, and has a larger delay; the other division circuit uses redundant codes composed of two-level operations. The redundant code addition unit mixed with binary forms a division array, and uses a selector to form an array conversion circuit that directly converts the quotient of redundant codes into binary form. The circuit structure is also more complicated and consumes more resources. There is also a division operation realized by instructions using a microprocessor as an operation platform, using binary displacement and addition techniques to reduce the operation process of division, but no relevant operation circuit device is provided

[0003] In addition, related modules for realizing division are provided in the logic circuit development tool of Handel C language of Celoxica, but its resource consumption is relatively large. Taking a 32-bit divider by 32-bit divider as an example, an equivalent The number of circuit gates is about 44,000, and the maximum delay time of the combinational logic path needs to be 333ns

Images