Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for simultaneously implementing layer 2 switching, layer 3 routing, data content filtering, and firewall function in one same chip

A technology of data content and firewall, applied in the fields of network, network security and networking, it can solve the problems of numerous networking devices, achieve flexible networking, reduce bandwidth requirements, and save CPU resources.

Inactive Publication Date: 2005-03-16
四川南山之桥微电子有限公司
View PDF0 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The present invention aims to solve the above-mentioned defects of existing network firewalls and the technical problems of numerous networking equipment, and provides a method for simultaneously realizing Layer 2 switching, Layer 3 routing, data content filtering, and firewall functions using a chip (on a chip) , to overcome the performance limitation of CPU PCI bus bandwidth on network security equipment, realize a breakthrough in the performance of network security equipment, reduce the cost of network security solutions, reduce the cost of networking, and provide solutions for realizing high-performance, low-cost security network equipment

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for simultaneously implementing layer 2 switching, layer 3 routing, data content filtering, and firewall function in one same chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The present invention realizes multiple network functions with a single chip, and its overall technical scheme includes: performing network address translation (NAT) in the first step, performing layer-2 switching in the second step, and performing layer-3 routing in the third step. The specific steps it adopts are as follows:

[0026] 1. Write the VLAN entry information into the chip.

[0027] Write the entry information of the routing table into the chip. ;

[0028] 2. Analyze the received message to get SMAC, DMAC, EtherType, SIP, DIP, Protocol, SPORT, DPORT (source MAC address, destination MAC address, source IP address, destination IP address, protocol number) of the input message , Layer 4 source PORT, Layer 4 destination PORT and the header 80byte of the packet) and other fields.

[0029] 3. Use the analyzed SMAC and DMAC to find the L2 table.

[0030] 4. Use the analyzed SIP and DIP to find the L3 table.

[0031] 5. Use the analyzed SIP, DIP, Protocol, SPOR...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method of simultaneously realizing the functions of two-layer exchange, three-layer routing, data content filtering and firewall in a chip, using a single chip to realize multiple network functions, and its whole technical solution: 1. making network address transform (NAT); 2. making two-layer exchange; 3 making three-layer routing. It can reduce networking expenses, saves CPU resources, makes CPU specialize in other functions, and improve the whole property.

Description

technical field [0001] The invention belongs to the technical field of networks, relates to the technical fields of network security and networking, and specifically relates to a method for simultaneously realizing two-layer switching, three-layer routing, L2-L7 layer data content filtering and firewall functions on one chip (ASIC). Background technique [0002] With the continuous development of network technology, the network has become an indispensable tool in social life. Enterprises ranging from small SOHO to large enterprises with tens of thousands of people have established their own networks. But what follows is that the harm of network viruses is becoming more and more serious. From CIH, to Nimda, to Shockwave, network virus outbreaks become more frequent each time, and the scope of influence becomes larger each time, causing losses. Every time it gets worse. Faced with this situation, all enterprises with networks have to seriously consider th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L12/04H04L12/24H04L12/28H04L12/933H04L29/06H04L29/12
Inventor 王步伟包雅林华海红陈卓
Owner 四川南山之桥微电子有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com