Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for quickly converging establishment time after gate-level netlist modification

A gate-level netlist and fast convergence technology, applied in special data processing applications, instruments, electrical digital data processing, etc., can solve the problems of increasing project time cost and labor cost, long physical implementation cycle, and affecting chip design cycle, etc. Achieve the effect of shortening design time, saving manpower and time investment, and small investment

Active Publication Date: 2019-12-17
PHYTIUM TECH CO LTD
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003]Because the physical implementation cycle is very long, the physical design is generally implemented after the register-transfer level (RTL, register-transferlevel) netlist is frozen, but if the The gate-level netlist function modification occurs before the core (signoff), and timing convergence at this time is a big problem and challenge
At present, the usual solution to such situations in the industry is to restart the physical design, but the physical design of the module (block) needs to be reconsidered, re-estimated, and re-corrected from the top-level point of view. This greatly increases the time cost and labor cost of the project, which in turn affects the chip design cycle

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for quickly converging establishment time after gate-level netlist modification
  • Method for quickly converging establishment time after gate-level netlist modification
  • Method for quickly converging establishment time after gate-level netlist modification

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] The following will take the design of a chip composed of 7 modules as an example, and further describe in detail the method for quickly converging and establishing time after the gate-level netlist is modified in the present invention.

[0029] Such as figure 1 As shown, the implementation steps of the method for quickly converging the establishment time after the gate-level netlist is modified in this embodiment include:

[0030] 1) Put the function correction points into the gate-level netlist to obtain a new gate-level netlist, and put the new gate-level netlist into the database to obtain database A0 and generate a database copy B0;

[0031] 2) Extract function correction logic from database copy B0 after partial timing optimization and rewrite it into ECO command File1;

[0032] 3) Save the database A0 after reading the ECO command File1 as database A1; export all the units and lines in the ECO command File1 to the local physical information file File3;

[0033] ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for quickly converging establishment time after gate-level netlist modification. The method comprises the following implementation steps: taking a function correctionpoint as a gate-level netlist and storing a database to obtain a database A0 and a copy B0; extracting function correction logic from the copy B0 after local time sequence optimization, and rewritingthe function correction logic into an ECO command File1; storing the database A0 into which the File1 is read as a database A1; exporting all units and lines in the File 1 to form a physical file File3; checking and correcting local layout wiring in the database A1 of the read-in file File3, storing the local layout wiring as a database A2, performing parasitic parameter extraction on the database A2, generating a time sequence analysis report according to a time sequence, and outputting the time sequence analysis report. According to the method, the problem of establishment time violation after sign-off front door level netlist function modification is efficiently solved in a short time with less iteration and small investment, a large amount of manpower and time investment is saved, andthe project design time is shortened.

Description

technical field [0001] The present invention relates to the field of back-end physical design of integrated circuits, in particular to a method for rapidly converging and establishing time after gate-level netlist modification, which is used for setting-up time violations caused by gate-level netlist function modification before signoff correction. Background technique [0002] The most important and critical work in the physical design of integrated circuit chips is to do timing analysis. The purpose of each timing analysis is to check whether the current design results meet the clock control and the required constraints. This timing check is a pair of often said setup time and hold time. Timing closure has always been the key point of today's chip design, and it is also the biggest challenge. [0003] Because the physical implementation cycle is very long, the physical design is generally implemented after the register-transfer level (RTL, register-transferlevel) netlist...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
Inventor 边少鲜赵振宇栾晓琨彭书涛余金山唐涛吴伟邹京翟飞雪刘苑君黄薇李天丽陈占之
Owner PHYTIUM TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products