Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Anti-interference A/D (analog-to-digital) chip for Compass satellite navigation

A Beidou satellite and chip technology, applied to satellite radio beacon positioning systems, measuring devices, instruments, etc., can solve the problems of increasing the number of circuit connection pins, power consumption, volume increase, and occupying receiver processors, etc., to achieve The effect of reducing power consumption and PCB layout area, improving precision and accuracy, and reducing the number of pins

Inactive Publication Date: 2014-01-22
NO 20 RES INST OF CHINA ELECTRONICS TECH GRP
View PDF7 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] like figure 1 As shown, the traditional receiving end usually adopts FPGA or dual-chip to realize dual-frequency combined positioning. If FPGA is directly applied to miniaturized equipment, it will inevitably lead to major changes in the original circuit, which will result in reduced reliability and Volume, power consumption, and cost have increased significantly; the use of dual-chip methods will greatly increase the number of pins connected to the circuit, resulting in increased power consumption and volume, which is not suitable for applications in mobile terminals and small handheld devices; and if the receiver Anti-jamming and combined positioning processing in the chip will occupy a lot of resources of the receiver processor and reduce the receiver's calculation performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Anti-interference A/D (analog-to-digital) chip for Compass satellite navigation
  • Anti-interference A/D (analog-to-digital) chip for Compass satellite navigation
  • Anti-interference A/D (analog-to-digital) chip for Compass satellite navigation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] The present invention will be further described below in conjunction with the accompanying drawings and embodiments, and the present invention includes but not limited to the following embodiments.

[0016] The satellite navigation anti-jamming A / D chip of the present invention is integrated with two signal channels A and B at the same time, receives two channels of intermediate frequency analog signals, and outputs 4-digit digital signals each. Route A is designed as the signal receiving channel of Beidou 2 B3 frequency point, receiving 46.52MHz intermediate frequency analog signal; Route B is designed as a signal receiving channel of Beidou 1 S frequency point, receiving 12.24MHz intermediate frequency analog signal; Interference type and pin configuration, anti-interference or straight-through processing on the input signal, after the processed signal is stabilized by digital AGC, each channel outputs a 4bit digital signal.

[0017] Such as image 3 As shown, the ch...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an anti-interference A / D chip for Compass satellite navigation, which is integrated with a signal channel A and a signal channel B at the same time to receive two channels of medium-frequency analog signals and respectively output 4-bit digital signals. The channel A is designed as a second-generation Compass B3 frequency point signal receiving channel, and receives 46.52MHz of medium-frequency analog signals; the channel B is designed as a first-generation Compass S frequency point signal receiving channel, and receives 12.24MHz of medium-frequency analog signals; the channel A and the channel B can carry out anti-interference or straight-through processing on input signals according to interference types and pin configuration, and after the amplitudes of the processed signals are regulated by digital AGCs (automatic gain controller), 4-bit digital signals are outputted by each channel. The anti-interference A / D chip for Compass satellite navigation can simultaneously receive and process the medium-frequency satellite navigation signals of the second-generation Compass B3 frequency point and the first-generation Compass S frequency point in the Compass satellite system, and can meet the requirement of hand-held receivers on the teletext reception and integrated positioning of the Compass satellite system.

Description

technical field [0001] The invention belongs to the technical field of electronic components, in particular to a digital-analog hybrid chip, in particular to a Beidou satellite system anti-jamming A / D chip with dual channels and anti-dual-channel narrowband interference, which can be configured to realize Beidou-2 B3 frequency point and Beidou-1 S frequency point reception and combined positioning requirements. Background technique [0002] The signal of the satellite navigation signal reaching the receiving antenna is very weak, usually submerged in noise, and is easily interfered by external interference signals and harmonics of the same frequency. In severe cases, the satellite navigation system cannot be used normally. Currently commonly used anti-interference means include shielding, isolation, filtering, grounding and software processing. [0003] Such as figure 1 As shown, the traditional receiving end usually adopts FPGA or dual-chip to realize dual-frequency combi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G01S19/21
CPCG01S19/21G01S19/37
Inventor 张帆舒钰张文华石峰陈永良
Owner NO 20 RES INST OF CHINA ELECTRONICS TECH GRP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products