Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Universal computer simulation testing platform based on CPCI bus

A technology of computer simulation and test platform, which is applied in the direction of detecting faulty computer hardware, etc. It can solve the problems of single state test, small expansion space, and poor configuration flexibility, so as to improve test coverage, realize synchronous work, and reduce Effect of hardware cost

Inactive Publication Date: 2014-01-08
NO 771 INST OF NO 9 RES INST CHINA AEROSPACE SCI & TECH
View PDF3 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] The traditional computer test platform only provides a single state test, which is difficult to meet the test coverage requirements of computer products
At the same time, the traditional computer test platform is too targeted. Different computer hardware product tests need to develop different test platforms, and the software needs to be redeveloped, which makes repetitive resource investment too large.
Simulation platforms based on technologies such as PXI are limited by factors such as size, cost, and configuration capabilities, and have limited application fields and versatility, which cannot meet the current needs of computer test platforms; The simulation technology of multi-processor parallel computing cannot be unified in time, and there is a delay in the execution of control operations, so it is difficult to achieve real-time simulation testing; not only the cost is high, but also the expansion space is small, and the configuration flexibility Poor, limited scope

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Universal computer simulation testing platform based on CPCI bus
  • Universal computer simulation testing platform based on CPCI bus
  • Universal computer simulation testing platform based on CPCI bus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The present invention will be further described in detail below in conjunction with specific embodiments, which are explanations of the present invention rather than limitations.

[0024] Take a flight control computer simulation test as an example. The flight control computer is connected with peripheral devices through various interfaces, including analog, switch, communication and other interfaces. The invention is adopted as the simulation test platform of the flight control computer.

[0025] see figure 1 , the present invention is a kind of general-purpose computer emulation test platform based on CPCI bus, comprises CPCI bus cabinet, expansion plate card, and is arranged on the CPU template and the PKIO template that are connected with CPCI bus cabinet inside CPCI bus cabinet; Described CPCI bus cabinet The secondary bus conforming to the H.110 standard is expanded through the J4 slot provided on the top; each expansion board is connected to the CPCI bus and th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a universal computer simulation testing platform based on a CPCI bus. According to the universal computer simulation testing platform based on the CPCI bus, time is unified, expansion is convenient, and the universality is high. The universal computer simulation testing platform based on the CPCI bus comprises a CPCI bus chassis, expansion boards, a CPU module and a PKIO module, wherein the CPU module and the PKIO module are arranged in the CPCI bus chassis and connected with the CPCI bus. A secondary bus which meets the H.110 standard is formed on the CPCI bus chassis by means of expansion through an arranged J4 slot. Each extension board is connected with the CPCI bus and the secondary bus. The CPU module controls the expansion boards and the PKIO module through the CPCI bus. The PKIO module is connected with the secondary bus and is used for providing unified time mark signals for the expansion boards through the secondary bus. The time mark signals are generated through the PKIO module, synchronous clock signals are transmitted through the secondary bus, shunting transmission of control instructions and time signals is established, synchronous control over the expansion boards is achieved, and real-time simulation of a tested object is completed.

Description

technical field [0001] The invention relates to a computer test platform, in particular to a general-purpose computer simulation test platform based on CPCI bus. Background technique [0002] The traditional computer test platform only provides a single state test, which is difficult to meet the test coverage requirements of computer products. At the same time, the traditional computer test platform is too targeted. Different computer hardware product tests need to develop different test platforms, and software needs to be redeveloped, which makes repeated resource investment too large. Simulation platforms based on technologies such as PXI are limited by factors such as size, cost, and configuration capabilities, and have limited application fields and versatility, which cannot meet the current needs of computer test platforms; The simulation technology of multi-processor parallel computing cannot be unified in time, and there is a delay in the execution of control operati...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/22
Inventor 彭海波王颖雪
Owner NO 771 INST OF NO 9 RES INST CHINA AEROSPACE SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products