Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

The fpga architecture and implementation method of pedestrian detection system based on hog and svm

An implementation method and pedestrian detection technology, applied in character and pattern recognition, instruments, calculations, etc., can solve problems such as high algorithm complexity, poor effect, and accuracy that cannot meet the requirements

Inactive Publication Date: 2016-01-20
SHANDONG UNIV
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] 1) The original algorithm is based on the realization of Haar eigenvalues ​​and SHIF eigenvalues. The classifier chooses Adaboost, SVM, etc., but the effect is generally not good, and the accuracy cannot meet the requirements
[0008] 2) Since 2005, authoritative pedestrian detection algorithms generally use HOG eigenvalues, and classifiers include SVM and Adaboost, etc., but the algorithm complexity is high. Although it has excellent detection accuracy, the detection speed is generally poor. Generally, it takes 3 to 4 seconds for a 320×240 pixel image on a PC, which does not meet the real-time requirements at all.
[0009] 3) In the HOG+SVM / Adaboost algorithm, because it contains too many squares, openness, inverse trigonometric functions, and division operations, it needs to be simplified or replaced to be implemented on hardware, especially embedded devices. Because of its calculation Very dense, generally in order to achieve the real-time performance of the algorithm, it often needs to sacrifice power consumption and detection accuracy, and requires more hardware resources
These implementations are difficult to implement in a low-end embedded FPGA chip
Oversimplification of the algorithm has caused other performance reductions, and both require additional memory to store intermediate data

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • The fpga architecture and implementation method of pedestrian detection system based on hog and svm
  • The fpga architecture and implementation method of pedestrian detection system based on hog and svm
  • The fpga architecture and implementation method of pedestrian detection system based on hog and svm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0065] The present invention will be further described below in conjunction with the accompanying drawings and embodiments. It should be noted that the following description is only for explaining the present invention and not limiting its content.

[0066] FPGA implementation method of pedestrian detection system based on HOG and SVM, including:

[0067] In the input step, an embedded camera collects the image to be inspected, and transmits it to the FPGA chip via the ARM microcontroller. The image to be inspected is a standard RGB565 image with a size of 320×240 pixels;

[0068] In the output step, the detection result after processing and judging the image data by the FPGA is returned to the ARM microcontroller, and finally the ARM microcontroller transmits the portion of the image to be detected with pedestrians to the host computer through the wireless transmission module according to the detection result returned by the FPGA;

[0069] The FPGA implementation method also ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an implementing method of FPGA (field programmable gate array) architecture of an HOG (histogram of oriented gradient) and SVM (support vector machine) based pedestrian detection system. The implementing method includes steps of inputting, gradient and direction computation, histogram generation, binaryzation, SVM classification and outputting. The invention further provides the FPGA (field programmable gate array) architecture of the HOG and SVM based pedestrian detection system. By the FPGA architecture and the implementing method thereof, the problem that an HOG and SVM based pedestrian detection algorithm is slow in computation on a PC(personal computer) is solved, transplant optimization of hardware is realized, the FPGA architecture of an embedded pedestrian detection system is implemented in the scheme with low power consumption, high detection efficiency and low resource consumption in real time, and thus, pedestrian detection is popularized and developed in the embedded field according to the scheme.

Description

technical field [0001] The present invention relates to the FPGA architecture of the pedestrian detection system based on HOG and SVM and its implementation method, and specifically relates to the optimization and improvement of the image-based pedestrian detection algorithm by applying HOG features and linear SVM classifiers, and its specific implementation on the FPGA. It belongs to the field of embedded pedestrian detection. Background technique [0002] Pedestrian detection is one of the hottest and most challenging research directions in the field of robot vision. It has a wide range of application prospects, such as security, transportation, entertainment, monitoring and robotics. Real-time performance, detection accuracy, hardware resource utilization and power consumption are the four most important performance indicators to achieve in an embedded environment. In recent years, with the wide application of FPGA technology in various fields, and its good performance,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06K9/62G06K9/46
Inventor 李沂滨贾智平谢帅赵衍恒
Owner SHANDONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products