Accelerated decoding method of qc-ldpc code based on gpu architecture

Abstract

The invention provides an accelerated QC-LDPC (Quasi-Cyclic Low-Density Parity-Check Code) decoding method based on a GPU (Graphics Processing Unit) framework. The method comprises the steps of: taking a CPU (Central Processing Unit) as a controller, calculating code word information of an input code by using a mother matrix of the input code, placing the code word information in a constant storage of a GPU, and starting a GPU core function running command after all initializing processes are finished; and reasonably configuring various parameters of the GPU, realizing a whole decoding system in each GPU parallel thread block, and finishing LDPC decoding based on a layered revising minimum sum algorithm by the cooperation among threads. According to the method, the universal accelerated decoding on QC-LDPCs with different code rates under different GPU platforms can be realized according to the characteristics of LEPC words in a QC structure; a plurality of LDPC decoders which can be realized and optimized on the GPU in a parallelization manner, and can independently run on the GPU in the parallelization manner can be provided; and the decoding efficiency is improved greatly, so that the accelerated QC-LDPC decoding method can be effectively applied to a simulated and real-time decoding system.

Description

technical field [0001] The invention relates to a decoding system in the technical field of digital signal processing, in particular to an accelerated decoding method of a quasi-cyclic low-density parity-check code (QCLDPC). Background technique [0002] Low Density Parity Check Codes (LowDensityParityCheckCodes, LDPCodes) is an error correction code first proposed by Gallager in 1963. It has performance close to Shannon's limit and is widely used in various wireless communication standards, including China's digital TV terrestrial Transmission standards, European second-generation satellite digital video broadcasting standards, IEEE802.11n, IEEE802.16e, etc. This technology is also widely used in magnetic storage systems and optical fiber communications. [0003] Quasi-Cyclic Low Density Parity Check Code (Quasi-Cyclic LDPC, QCLDPC) is a kind of LDPC code whose parity check matrix is ​​composed of a small zero square matrix and a small cyclic matrix. One of the most practi...

AI Technical Summary

Problems solved by technology

Since this method uses FPGA hardware to implement, it needs to consider more timing issues and resource allocation issues, which has high complexity and cost and requires a long development cycle; and the versatility and configurability are not high.

Images