Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

System and method for verifying register transfer level (RTL) hardware

A register-transfer-level, hardware-implemented technology, applied in the detection of faulty computer hardware, function inspection, etc., can solve the problems of not being able to obtain functional coverage and spending a lot of test time, and achieve the goal of improving efficiency, correctness, and efficiency Effect

Active Publication Date: 2014-04-23
北京集朗半导体科技有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0011] In view of this, the main purpose of the present invention is to provide a system and method for verifying the register transfer level implementation of the video algorithm based on the function coverage drive, to solve the problem of using the direct verification method for the register transfer level design of the video algorithm. During the verification, it takes a lot of test time, but the problem of high functional coverage cannot be obtained, so as to improve the efficiency and correctness of the verification of the video algorithm register transmission level design

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • System and method for verifying register transfer level (RTL) hardware
  • System and method for verifying register transfer level (RTL) hardware
  • System and method for verifying register transfer level (RTL) hardware

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in further detail below in conjunction with specific embodiments and with reference to the accompanying drawings.

[0024] Usually, the process of verifying the RTL hardware implementation of the video algorithm based on the functional coverage rate is as follows: build a test scene, generate an input stimulus → RTL simulation → coverage analysis, if the coverage rate does not reach the target, repeat the above steps in sequence. When the hardware scale is getting larger and larger, RTL simulation takes a lot of time, so it takes a lot of time to complete one iteration, and multiple iterations are needed to achieve the coverage target, so the overall verification time is huge.

[0025] Aiming at the characteristics of the RTL hardware implementation of the video algorithm, the present invention proposes a system and method for verifying...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system and a method for verifying register transfer level (RTL) hardware of a video algorithm. The system comprises a test video sequence library, a test vector generator, a golden C language model, an RTL hardware model to be verified and a file comparator, wherein the test video sequence library is used for storing a test sequence required by verifying the design of the RTL hardware of the video algorithm; the test vector generator is used for selecting the test sequence from the test video sequence library according to the functional coverage of the algorithm, generating a test vector and outputting the test vector to the golden C language model and the RTL hardware model to be verified; the golden C language model and the RTL hardware model to be verified are used for respectively generating output after receiving the test vector and outputting the respective output to the file comparator; and the file comparator is used for comparing whether the output of the golden C language model is consistent with the output of the RTL hardware model to be verified or not, indicating that the RTL hardware passes verification if the outputs are consistent, and indicating that the RTL hardware does not pass verification if the outputs are inconsistent. By the system and the method, the efficiency and correctness of verifying the design of the RTL hardware of the video algorithm are improved.

Description

technical field [0001] The present invention relates to the technical field of chip design for digital video processing, and in particular to a system and method for verifying the hardware implementation of register transfer level of video algorithms based on function coverage drive, which is applied to digital high-definition televisions, set-top boxes, and video monitoring, etc. Chip design for video processing. Background technique [0002] Digital image and video processing technology is widely used in many fields, such as digital TV, video surveillance, medical imaging, industrial inspection and consumer electronics. At present, the processing algorithm is usually completed by software. With the development of deep submicron technology and large-scale integrated circuit technology, multimedia real-time hardware processing has become a new development trend. [0003] With the rapid development of embedded systems, the application scope of embedded system chip (SoC) vide...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/26
Inventor 郭若杉杜学亮倪素萍林啸蒿杰张森
Owner 北京集朗半导体科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products