Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Cache memory system

A memory system and cache technology, applied in memory systems, instruments, memory architecture access/allocation, etc., which can solve the problems of data write-back soft errors and complicated control of write-back systems.

Inactive Publication Date: 2012-07-04
FUJITSU LTD
View PDF6 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It is known that although the write-back system has higher computing speed and performance, the control of the write-back system is more complicated
However, for soft errors, write-through systems are recommended for soft errors, because in write-back systems, the data content stored in cache memory is often written back to main memory after a long time in the past , and the data that is the contents of the memory may be inverted, causing significant soft errors when the data is written back

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Cache memory system
  • Cache memory system
  • Cache memory system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] In this embodiment, the cache memory operates in a write-through system, and the operation performed when a cache miss (mishit) occurs when there is no corresponding data in the cache memory or when there is data but an error occurs be executed. Subsequently, a bit is provided in the cache memory indicating that a soft error has previously occurred. If an error occurs again when this bit indicates "1", it is judged that a hardware error has occurred, and an interrupt is generated in the CPU. Judgment as to whether or not a hardware error has occurred is performed by providing a register that is set when an error occurs in the cache memory and is reset at intervals sufficiently shorter than the frequency at which soft errors occur. If an error occurs in the cache memory when this register is set, it is judged that a hardware error has occurred, and an interrupt is generated in the CPU.

[0032] As described above, when there is an error in the data in the cache memory,...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A cache memory is operated in a write through system, and an operation to be performed when a cache mishit occurs is performed when corresponding data is not stored in the cache memory, or only when an error occurs although there is the data. Then, a bit indicating that a soft error has occurred before is set in the cache memory, and when the bit indicates '1' and if an error has occurred again, it is determined that a hardware error has occurred, and an interrupt is generated in the CPU. The bit is to be reset at time intervals sufficiently shorter than the frequency at which it is considered that a soft error occurs.

Description

technical field [0001] The following embodiments relate to a cache memory capable of suppressing the influence of soft errors. Background technique [0002] With recent advanced semiconductor technologies, it is a general trend for semiconductor devices to have fine structures for writing and the like. However, as circuits such as writing in semiconductor devices are finer, there is a higher possibility that α rays and cosmic rays (neutron beams) received from the outside cause operational errors of circuits. For memories, small memory cells with large capacities have been produced. However, since the structure of the circuit is delicate, there is a possibility that alpha rays and cosmic rays (neutron beams) cause errors in the stored data. This error is called a soft error. Soft errors can be caused in both main memory and cache memory. [0003] A write system for the cache memory may be a write-back system and a write-through system. It is known that although the writ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F12/08
CPCG06F12/0804G06F2212/1032G06F11/1064G06F12/08G06F12/12G06F11/08
Inventor 福田高利
Owner FUJITSU LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products