Method for demodulating ACK slot signal of HS-DPCCH channel

A technology of signal demodulation and demodulation method, which is applied in the field of wideband code division multiple access WCDMA uplink signal demodulation, and can solve the problems of large SIR estimation deviation and timing offset not considered

Inactive Publication Date: 2011-08-24
ZTE CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] At the same time, the existing SIR estimation method has a significant impact on the code domain power of the received signal is a biased estimate, and does not consider the timing offset between the HS-DPCCH channel and the uplink dedicated physical control DPCCH channel, such as image 3 As shown, when the timing offset is not 0, the ACK time slot of the HS-DPCCH channel overlaps with the two uplink DPCCH time slots. At this time, if the multipath numbers of the two DPCCH time slots are different, their The channel estimates are also different, and the existing methods do not consider the different channel estimates, which will cause a large deviation in the SIR estimation

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for demodulating ACK slot signal of HS-DPCCH channel
  • Method for demodulating ACK slot signal of HS-DPCCH channel
  • Method for demodulating ACK slot signal of HS-DPCCH channel

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] At first, explain core of the present invention: the SIR estimation method of the ACK time slot of HS-DPCCH channel, comprises the following steps:

[0051] (1) Acquiring input data: interference signal code domain power, ACK slot symbol, channel estimation value power, ACK channel coding mode array, and timing offset between HS-DPCCH channel and uplink DPCCH channel.

[0052] The code domain power of the interference signal refers to the code domain power of the interference signal corresponding to the uplink DPCCH time slot overlapping with the ACK time slot of the HS-DPCCH. If there are two DPCCH time slots overlapping with the ACK time slot of the HS-DPCCH, the input is Code domain power of the interference signal corresponding to the previous DPCCH slot. The code domain power of the interference signal is filtered, and it can be considered that the code domain power of the interference signal in two adjacent time slots remains unchanged in a steady state.

[0053]...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The present invention relates to an HS-DPCCH channel ACK time slot signal demodulation method, comprising: dividing the ACK time slot into one or two parts according to timing offset TimingOffset to estimate: SIR={(10-TimingOffset / 10)*SIR1+TimingOffset / 10*SIR2} / 10, SIR1 or SIR2=(square of the maximum correlation value between the ACK symbol of the part and corresponding channel decoding mode-interference signal code domain power / ACK symbol number of the part) / (interference signal code domain power*average channel estimated value power of the part); judging weather the ACK time slot is a effective feedback result or an upstream discontinuous sending DTX according to the SIR estimation and appointed threshold. The method is suitable for R6 and compatible with R5, and the offspring is considered, meanwhile adopting unbiased estimation to receive signal makes the SIR estimation more accurate and improves the ACK time slot decoding performance.

Description

technical field [0001] The invention relates to wideband code division multiple access WCDMA uplink signal demodulation, in particular to a WCDMA high-speed downlink packet access HS-DPCCH channel ACK time slot signal demodulation method of HSDPA. Background technique [0002] The HS-DPCCH channel is a channel used for downlink HS-PDSCH channel quality feedback and HARQ-ACK response in the WCDMA HSDPA system. Its channel structure is as follows: figure 1 As shown, the first time slot in each subframe of the HS-DPCCH channel is used for the HARQ-ACK response, referred to as the ACK time slot, which carries the UE's feedback on the demodulation result of the downlink HS-PDSCH channel, and is a high-speed downlink packet access It is an essential part of HSDPA hybrid automatic repeat request HARQ technology. When the HSDPA base station demodulates the ACK time slot of the HS-DPCCH channel, it needs to use the SIR estimation value of the ACK time slot to judge whether the ACK t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H04L25/02H04L1/16H04B17/00
Inventor 田涛徐海燕
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products