Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Scalable system for simulation and emulation of electronic circuits using asymmetrical evaluation and canvassing instruction processors

a technology of instruction processors and simulation systems, applied in the field of electronic circuit design of integrated circuits, can solve problems such as inability to adapt to the environment of previous patents, and achieve the effect of incremental addition of hardware resources

Active Publication Date: 2009-06-16
EVE
View PDF10 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Accordingly, the embodiments of previous patents may not be suitable in some environments.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Scalable system for simulation and emulation of electronic circuits using asymmetrical evaluation and canvassing instruction processors
  • Scalable system for simulation and emulation of electronic circuits using asymmetrical evaluation and canvassing instruction processors
  • Scalable system for simulation and emulation of electronic circuits using asymmetrical evaluation and canvassing instruction processors

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022]The present invention is a system for verifying electronic circuit designs in anticipation of fabrication by simulation and emulation. The system uses a plurality of evaluation units each made up of[0023]a plurality of evaluation processors,[0024]a plurality of canvassing processors,[0025]one or more circuit signal value transfer circuits,[0026]one or more circuit signal value reading circuits with associated transfer storage device[0027]one or more circuit signal value storage units[0028]one or more instruction storage units, and[0029]busses, wires, transmission lines, or networking for transferring instructions and circuit signal values among processors, and storage units;[0030]a second evaluation unit;[0031]busses, wires, cables, transmission lines to transfer deterministically scheduled circuit signal values sent by a transfer circuit in the first evaluation unit and read and stored in the second evaluation unit; and[0032]a software product compiler, tangibly encoded on a ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A scalable system for verifying electronic circuit designs in anticipation of fabrication by compiling a hardware description to instructions for canvassing processors and instructions for circuit evaluation processors which are scalably interconnected to provide simulation and emulation, having deterministically scheduled transfer of circuit signal values among the large number of circuit evaluation processors.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS[0001]The present application claims the benefit of priority under 35 USC .sctn. 119(e) from U.S. provisional patent application 60 / 595,057 filing date Jun. 2, 2005 first named inventor Ganesan, titled: “Massively parallel platform for accelerated verification of hardware and software.”[0002]The present application is a continuation in part of U.S. patent application Ser. No. 11 / 307,130 filing date Jan. 25, 2006, first named inventor Ganesan, titled: “A compact processor element for a scalable digital logic verification and emulation system”.BACKGROUND OF THE INVENTION[0003]1. Field of the Invention[0004]The present invention relates to the electronic design of integrated circuits, and more specifically to a method for the functional verification of a target integrated circuit design.[0005]2. Related Art[0006]Functional verification is one of the steps in the design of integrated circuits. Functional verification generally refers to determining...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(United States)
IPC IPC(8): G06F17/50
CPCG06F17/5022G06F30/33
Inventor GANESAN, SUBBUBROUKHIS, LEONID ALEXANDERNARAYANASWAMY, RAMESHNIXON, IAN MICHAELSPENCER, THOMAS HANNI
Owner EVE
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com