Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Asynchronous input signal synchronization method and device, central processing unit and chip

A technology of asynchronous input and synchronous devices, applied in the direction of generating/distributing signals, etc., can solve problems such as failure to find synchronizer failures, and achieve the effect of ensuring safety and reliability

Active Publication Date: 2021-08-13
BEIJING SMARTCHIP MICROELECTRONICS TECH COMPANY +1
View PDF13 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The purpose of the embodiments of the present invention is to provide a method and device for synchronizing an asynchronous input signal, so as to at least solve the problem that the failure of the synchronizer cannot be found in the above-mentioned method of synchronizing the asynchronous input signal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Asynchronous input signal synchronization method and device, central processing unit and chip
  • Asynchronous input signal synchronization method and device, central processing unit and chip
  • Asynchronous input signal synchronization method and device, central processing unit and chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0050] figure 2 It is a flowchart of a method for synchronizing an asynchronous input signal provided by Embodiment 1 of the present invention. The method for synchronizing an asynchronous input signal in this embodiment is used in a dual-core lockstep system, and the dual-core lockstep system includes a first core and a second core. like figure 2 As shown, the method includes the following steps:

[0051] S1. Input the asynchronous input signal into the first synchronizer and the second synchronizer at the same time, the first synchronizer is the same as the second synchronizer, that is, the structures, functions and parameters of the first synchronizer and the second synchronizer are the same same.

[0052] S2. Check the output signal of the first synchronizer and the output signal of the second synchronizer.

[0053] Step S2 includes the following sub-steps:

[0054] S21. Determine whether the output signal of the first synchronizer is the same as the output signal o...

Embodiment 2

[0065] image 3 It is a flowchart of a method for synchronizing an asynchronous input signal provided by Embodiment 2 of the present invention. The method for synchronizing an asynchronous input signal in this embodiment is used in a dual-core lockstep system, and the dual-core lockstep system includes a first core and a second core. like image 3 As shown, the method includes the following steps:

[0066] S1. Input the asynchronous input signal into the first synchronizer and the second synchronizer at the same time, the first synchronizer is the same as the second synchronizer, that is, the structures, functions and parameters of the first synchronizer and the second synchronizer are the same same.

[0067] S2. Check the output signal of the first synchronizer and the output signal of the second synchronizer.

[0068] Step S2 includes the following sub-steps:

[0069] S21. Determine whether the output signal of the first synchronizer is the same as the output signal of ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to the field of chips, and provides an asynchronous input signal synchronization method and device, a central processing unit and a chip. The asynchronous input signal synchronization method is used for a dual-core lockstep system, the dual-core lockstep system comprises a first core and a second core, and the method comprises the following steps: inputting asynchronous input signals into a first synchronizer and a second synchronizer at the same time; and verifying the output signal of the first synchronizer and the output signal of the second synchronizer. The two synchronizers are adopted for comparison detection, the fault of any synchronizer can be captured according to the comparison verification result information of the output signals of the two synchronizers, and the safety and reliability of the dual-core lockstep system are guaranteed.

Description

technical field [0001] The invention relates to the field of chips, in particular to a method for synchronizing an asynchronous input signal, a device for synchronizing an asynchronous input signal, a central processing unit and a chip. Background technique [0002] With the development and progress of integrated circuit technology, the application of embedded CPU (central processing unit, central processing unit) in the field of industrial control is becoming more and more extensive. In this field, the safety and reliability of the CPU is one of the core indicators. Among the many design methods to improve the safety and reliability of the CPU, the effect of the dual-core lockstep technology is the most significant. Dual-core lockstep technology uses two CPU cores with identical hardware circuits, the executed instructions are identical, and the input signals are also identical. In the dual-core lockstep design, the input signal is divided into synchronous input signal and...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/12
CPCG06F1/12
Inventor 燕雪松张海峰原义栋赵东艳吴红梅刘亮张茜歌侯健潮
Owner BEIJING SMARTCHIP MICROELECTRONICS TECH COMPANY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com