Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Network physical isolation gatekeeper development platform

A technology of physical isolation and development platform, which is applied in the field of communication security, can solve problems such as high cost and slow data transmission speed, and achieve the effect of good data transmission quality, stability and high performance

Inactive Publication Date: 2020-11-03
TAIZHOU YUNYONG ELECTRONICS
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] At present, the existing isolation methods mainly include network forwarding and local bus forwarding, but these technical methods have the problem of slow data transmission speed
In addition, in the case of high-speed transmission, the existing isolation method usually uses a single chip to realize data interaction between internal and external networks, but this technical method has the problem of high cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Network physical isolation gatekeeper development platform
  • Network physical isolation gatekeeper development platform
  • Network physical isolation gatekeeper development platform

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0023] Such as figure 1 As shown, a network physical isolation gatekeeper development platform includes a physical isolation module, the physical isolation module includes a first FPGA and a second FPGA, and the first FPGA is connected to the internal network or the external network through the first PCIE interface, The second FPGA is connected to the internal network or the external network through the second PCIE interface, and the first FPGA and the second FPGA are connected through LVDS and can perform dual-channel data transmission. The models of the first FPGA and the second FPGA are both xc7z015-1CLG485C.

[0024] LVDS: Low Voltage Differential Signaling, low voltage differential signal. The LVDS transmission support rate is generally above 155Mbps (about 77MHz). LVDS is a low-swing differential signal technology that enables signals to be transmitted at a rate of several hundred Mbps on differential PCB pairs or balanced cables. Its low-voltage amplitude and low-curr...

Embodiment 2

[0029] Such as Figure 6 As shown, the difference from the above-mentioned embodiment 1 is that it also includes a first encryption and decryption unit and a second encryption and decryption unit, the first encryption and decryption unit is connected to the first FPGA, and the second encryption and decryption unit is connected to the The second FPGA connection mentioned above is used to implement the SM1 encryption and decryption algorithm. Wherein, both the first encryption and decryption unit and the second encryption and decryption unit use SSX30-D chips.

[0030] Briefly introduce the working principle of the present invention below:

[0031] The present invention is mainly used to realize the network isolation between the internal network host and the external network host. When the first FPGA is connected to the external network host, the data of the external network host is transmitted to the first FPGA through the first PCIE interface, and the first FPGA passes the fi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a network physical isolation gatekeeper development platform, and the platform comprises a physical isolation module, wherein the physical isolation module comprises a first FPGA and a second FPGA; the first FPGA is connected with an intranet or an extranet through a first PCIE interface, and the second FPGA is connected with the intranet or the extranet through a second PCIE interface. The first FPGA and the second FPGA are connected through an LVDS (Low Voltage Differential Signaling) mode and can perform dual-channel data transmission. Data interaction is achieved inan LVDS mode, compared with a traditional local bus or network forwarding mode, higher performance is achieved, and due to the fact that LVDS data interaction is in-board differential signal transmission, the data transmission quality and stability performance are good.

Description

technical field [0001] The invention relates to the technical field of communication security, in particular to a development platform for network physical isolation gatekeepers. Background technique [0002] Network isolation means that two or more computers or networks are not connected, communicated, or disconnected from each other. Network isolation that does not require information exchange, only needs to be completely disconnected, no communication or networking. If you want to isolate and exchange data, you need specific technology to achieve. Generally speaking, the network isolation technology refers to the technology that realizes network isolation when information exchange is required. It mainly refers to exchanging data between two or more routable networks (such as TCP / IP) through non-routable protocols (such as PX / SpX, NetBEU, etc.) to achieve the purpose of isolation. [0003] At present, the existing isolation methods mainly include network forwarding and ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H04L29/06
CPCH04L63/02H04L63/0428
Inventor 肖相生高渊李占才刘杨赵丰颜环宇
Owner TAIZHOU YUNYONG ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products