Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Simulation test system of 1553B bus

A simulation test and bus technology, applied in the computer field, can solve the problems of real-time accuracy deterioration, low real-time performance, high hardware cost, etc.

Active Publication Date: 2019-12-03
北京国科环宇科技股份有限公司
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] It can be seen that in order to complete the test of the 1553B bus, the simulation test system needs to have very high real-time processing capabilities and message response capabilities, which are better than those of the 1553B The equipment in the system of bus, but, existing emulation test system has two shortcoming: 1) real-time performance is not high
Among them, although the 1553B bus only has a rate of 1 megabit per second (Mbps), frequent message interruptions may occur for BC. Real-time processing requires at least 0.1 millisecond (ms) level real-time processing capability
In the case of non-periodic messages, it may also require more precise control of the message interval, which puts forward high requirements on the test board; for RT, the maximum message response time is generally limited to within a dozen μs, while RT The update of the sub-address message also has high real-time requirements for the test board; 2">The simulation test system in Figure 2 adopts the functional structure of the test board + upper computer, and the message processing is realized in the driver of the upper computer, while the operating system under the upper computer (computer) architecture It is an operating system with low real-time performance. The time precision of its message processing is generally at the ms level, and it is unstable. When the thread load of the upper computer operating system is relatively heavy, the real-time precision will deteriorate.
2) The simulation is not realistic enough
Figure 2 shows the simulation test system because of cost reduction and For the purpose of hardware upward compatibility, etc., when realizing one BC, one BM and multiple RTs, it is realized by software + logic simulation. The Manchester codec function and memory are all realized in a shared way, which is very different from the actual system. Large differences lead to incomplete simulation functions, thus affecting the test coverage of the 1553B bus. In the case of insufficient design considerations, there may be unknown vulnerabilities
[0006] Further, Figure 1 is a single-function simulation test board, which can only realize the simulation of 1 to 2 BCs, or RT, or BM at the time of construction, then For the 1553B bus, when implementing the simulation test, multiple single-function simulation test boards are required to test the 1553B bus, and multiple host computers are required to configure multiple single-function simulation test boards, which brings great high hardware cost

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Simulation test system of 1553B bus
  • Simulation test system of 1553B bus
  • Simulation test system of 1553B bus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and examples.

[0032]Embodiments of the present invention adopt SOC technology to construct test boards, and the constructed test boards can be truly simulated in a low-cost manner by separating the interface configuration software carried by the host computer from the real-time embedded operating software in the SOC of the test boards. A full-featured emulation test system supporting 1553B bus. Therefore, the embodiment of the present invention fully implements the simulation test of the 1553B bus.

[0033] The embodiment of the present invention makes full use of the characteristics of high integration and high flexibility of the SOC technology, constructs the intellectual property (IP) core of the standard 1553B bus on the test board, specifically adopts the FPGA t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a simulation test system of a 1553B bus. According to the embodiment of the invention, a test board card is constructed by adopting a system-on-chip (SOC) technology; the constructed test board card truly simulates a full-function simulation test system supporting a 1553B bus in a low-cost mode in a mode of separating interface configuration software borne by an upper computer from real-time embedded running software in an SOC of the test board card. Therefore, according to the embodiment of the invention, the simulation test of the 1553B bus is realized in a full-function manner.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a simulation test system of a 1553B bus. Background technique [0002] The 1553B bus is an information transmission bus standard specially formulated for aircraft equipment. The 1553 bus has the advantages of good real-time performance, complete data transmission and high bus efficiency, and is suitable for distributed systems with centralized control. Therefore, its application in aircraft communication Among them, there are unique features such as data transmission between subsystems, relatively independent work, easy modification and anti-interference. Among them, the MIL-STD-1553B bus is a kind of 1553B bus (hereinafter referred to as 1553B bus). It is an aircraft internal time division command / response multiplexed data bus. A 1553B bus system includes a bus controller (BC), a bus monitor (BM) and 1 to 31 remote terminals (RT) and other terminal equipment. Such as figur...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/22
CPCG06F11/221G06F11/2273
Inventor 包冲李壮王志强魏巨兵宫建鹏张洪林
Owner 北京国科环宇科技股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products