Forming method of 3D NAND memory
A 3DNAND, memory technology, applied in the direction of electric solid-state devices, semiconductor devices, electrical components, etc., can solve the problems of storage structure failure, achieve the effect of preventing failure and reducing the width
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0031] As mentioned in the background, the existing multi-layer stacked 3D NAND memory has the problem of failure.
[0032] The study found that the location where the failure problem of multi-layer stacked 3D NAND memory generally occurs at the junction of the multi-layer stacked structure, please refer to figure 2 20 positions indicated by the dotted box in .
[0033] After further research, the specific reasons for the above problems are: Figure 1-2 It is a schematic diagram of the cross-sectional structure of the formation process of the 3D NAND memory according to an embodiment of the present invention. First, please refer to figure 1 , forming a first stack structure 211 on the semiconductor substrate 200, the first stack structure 211 includes a number of alternately stacked sacrificial layers 203 and insulating layers 204, the first stack structure 211 and the semiconductor substrate 200 can also be Form a buffer oxide layer 201 and a dielectric layer 202; etch th...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com