Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method of fabricating semiconductor device

A semiconductor and conductor technology, applied in the field of manufacturing semiconductor devices, can solve problems such as collapse, device damage, and gate tilt

Inactive Publication Date: 2018-06-29
TAIWAN SEMICON MFG CO LTD
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

High gate height and gate aspect ratio often lead to gate tilting or collapse
In addition, as more steps are performed on semiconductor devices to increase device density, more and more process steps expose the gate electrodes, which may degrade the gate electrodes and cause height shrinkage of the gate electrodes.
If the gate height is too short, the device may be damaged during the formation of the capping layer

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of fabricating semiconductor device
  • Method of fabricating semiconductor device
  • Method of fabricating semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] It should be understood that the following disclosure provides many different embodiments or examples for achieving different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. Of course, these are merely examples and are not intended to limit the disclosure. For example, the dimensions of the elements are not limited to the disclosed ranges or values, but may depend on the process conditions and / or desired properties of the device. In addition, in the following description, forming the first feature on or on the second feature may include forming the first feature and the second feature in direct contact with the embodiment, and may also include the first feature and the second feature. An embodiment in which an additional feature is formed between features such that the first feature and the second feature are not in direct contact. Various features may be arbitrarily draw...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for fabricating a semiconductor device includes forming a gate electrode structure over a first region of a semiconductor substrate, and selectively forming an oxide layer overlying the gateelectrode structure by reacting a halide compound with oxygen to increase a height of the gate electrode structure. The halide compound may be silicon tetrachloride, and the oxide layer may be silicondioxide. The gate electrode structure may be a dummy gate electrode, which is subsequently removed, and replaced with another gate electrode structure.

Description

technical field [0001] Embodiments of the present invention relate to a method of manufacturing a semiconductor device; more particularly, to a method of increasing the level of various components of the semiconductor device during processing of the semiconductor device. Background technique [0002] Because the semiconductor industry has entered the stage of nanotechnology process to pursue higher device density, higher performance, and lower cost, problems such as manufacturing and design need to be overcome. In particular, increasing device density has resulted in very high gate heights and gate aspect ratios. High gate heights and gate aspect ratios often result in gate tilting or collapse. In addition, as more steps are performed on semiconductor devices to increase device density, more and more process steps expose the gate electrodes, which may degrade the gate electrodes and cause height shrinkage of the gate electrodes. . If the gate height is too short, the devi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H01L21/28H01L21/8234H01L27/088
CPCH01L21/28247H01L21/823431H01L21/823468H01L21/823481H01L27/0886H01L29/0847H01L21/02211H01L21/02274H01L29/6656H01L29/66545H01L21/02164H01L29/45H01L29/66795H01L21/76879H01L21/7685H01L29/4232H01L21/31144H01L21/32139H01L21/76802H01L29/04H01L21/823475
Inventor 罗伊辰林立德黄玉莲
Owner TAIWAN SEMICON MFG CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products