Method for improving chip verification coverage rate based on tree backtracking algorithm

A backtracking algorithm and coverage technology, applied in computing, special data processing applications, instruments, etc., can solve problems such as analysis errors, time-consuming, and increased workload, and achieve the effect of improving verification efficiency and speeding up the convergence process

Inactive Publication Date: 2017-04-26
SUZHOU CENTEC COMM CO LTD
View PDF6 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The traditional method is to manually analyze the branches and trends of the code, and then modify the incentive constraints according to the branches and trends. Due to the large amount of code in large-scale chip design, manually analyzing the codes that are not covered in the coverage one by one will not only cost a lot Time, and inevitable repetition, and it is easy to increase the workload due to analysis errors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for improving chip verification coverage rate based on tree backtracking algorithm
  • Method for improving chip verification coverage rate based on tree backtracking algorithm
  • Method for improving chip verification coverage rate based on tree backtracking algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] In view of the deficiencies in the prior art, the inventor of this case was able to propose the technical solution of the present invention after long-term research and extensive practice. The technical solution, its implementation process and principle will be further explained as follows.

[0018] The invention proposes a method for improving chip verification coverage based on a tree backtracking algorithm. A logic tree is generated according to the functions realized by the chip, and each point to be covered is a node on the logic tree. The path information from the root node to a point to be covered is obtained through the tree backtracking algorithm, and thus the configuration information covering the point is obtained. According to the configuration information, the corresponding constraint stimulus can be generated for the point to be covered, so as to realize the chip verification of the function. By adopting the method proposed in the embodiment of the presen...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for improving a chip verification coverage rate based on a tree backtracking algorithm. The method comprises the steps of defining a logic tree, wherein each function point to be covered is a node in the logic tree; selecting a point to be covered as a start, and acquiring a path from a root node to the point to be covered by a backtracking algorithm; and acquiring configuration information needed by verification of the point to be covered according to the path. By using the technical scheme of the method provided by the invention, a convergence rate of a verification coverage rate of the chip can be increased, and thus the chip verification coverage rate is improved.

Description

technical field [0001] The invention relates to the technical field of chip verification, in particular to a method for improving chip verification coverage based on a tree backtracking algorithm. Background technique [0002] With the development of chip technology, the scale and complexity of chips are getting higher and higher, and verification will occupy more than about 70% of chip development time, and verification has become a bottleneck in chip development. Aiming at this bottleneck, the verification method combining coverage-oriented random excitation and directional excitation is widely used in the current verification technology. [0003] The traditional method is to manually analyze the branches and directions of the code, and then modify the incentive constraints according to the branches and directions. Due to the large amount of code in large-scale chip design, manually analyzing the codes that are not covered in the coverage one by one will not only cost a lo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/398
Inventor 薛炜澎唐飞陈轶昊
Owner SUZHOU CENTEC COMM CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap