Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Digital Calibration Method for Analog-to-Digital Converter of High Performance CMOS Image Sensor Array

A technology of image sensor and analog-to-digital converter, which is applied in the direction of image communication, color TV parts, TV system parts, etc., to achieve the effect of saving chip area, reducing mismatching problems, and good dynamic performance

Inactive Publication Date: 2018-10-23
JILIN UNIV
View PDF10 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although the traditional SAR ADC also needs N operations to get the final conversion result, its power consumption has a very large advantage, which is very important for CIS chips that integrate thousands of ADCs internally.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Digital Calibration Method for Analog-to-Digital Converter of High Performance CMOS Image Sensor Array
  • Digital Calibration Method for Analog-to-Digital Converter of High Performance CMOS Image Sensor Array
  • Digital Calibration Method for Analog-to-Digital Converter of High Performance CMOS Image Sensor Array

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0042] The digital calibration method of the high-performance CMOS image sensor array analog-to-digital converter, the specific process is as follows: N-way ADCs on the CIS chip are arranged in an array, and during normal operation, the data strobe (MUX) connects the sensor output to the ADC input, In the correction stage, the data strobe connects the correction signal to the ADC input, and the output of the ADC is connected to the in-system programming (ISP) chip outside the CIS chip through a low-voltage differential signal output (LVDS) high-speed interface. During the digital correction process, the ADC The output first passes through the bit weight adjustment circuit for data recovery operation, and then input to the digital correction engine for correction operation, feedback correction data to the bit weight adjustment circuit for bit weight correction, and then outputs the corrected data to the subsequent image signal processing module The circuit completes the followin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the field of semiconductor image sensing, and in particular relates to a digital correction method for a high-performance CMOS image sensor array analog-to-digital converter. The invention proposes an algorithm based on multi-channel cooperative digital correction technology, especially for the characteristics of a large number of ADCs in a CIS array ADC, a very small area of ​​a single ADC, and a large capacitance mismatch. Array of analog-to-digital converters for CIS sensors. The overall design uses a low operating voltage of 1.8V. The pixel voltage output of the image sensor is directly sent to the analog-to-digital converter (ADC) array after being converted by the variable gain amplifier (VGA) array, and then sent to the digital correction engine for calculation, which will be applied to the array analog-to-digital converter of the CMOS image sensor Forming an overall system greatly reduces the mismatch problem of the array ADC due to the small area of ​​a single ADC. The multi-channel cooperative digital correction technology applied to the array analog-to-digital converter of the image sensor proposed by the present invention can effectively improve the overall performance of the array analog-to-digital converter.

Description

technical field [0001] The invention belongs to the field of semiconductor image sensing, and in particular relates to a multi-channel cooperative digital correction method for an array analog-to-digital converter chip of a high-performance CMOS image sensor. Background technique [0002] In recent years, CMOS image sensors (CIS) have achieved great success in consumer electronics and professional fields, and have basically replaced traditional CCD image sensors except for very special applications. CIS integrates an analog-to-digital converter (ADC) array on chip, which helps to improve system integration, enhance signal-to-noise ratio and signal anti-interference ability. At present, people put forward higher requirements for CIS, mainly focusing on the following three aspects: [0003] (1) High resolution. The early CIS resolution was VGA (640×480) level; currently, the mainstream HDTV (1080p) requires a single-chip color CIS resolution to reach 9 million pixels, and th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04N5/3745H04N5/378H04N5/357
CPCH04N25/60H04N25/772H04N25/75
Inventor 常玉春刘明杭李海彬杨姝陈佳俊李亮
Owner JILIN UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products