Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation

A smart substation and time delay error technology, applied in the direction of data exchange network, electrical components, digital transmission system, etc., can solve the problems such as the inability to measure the delay calibration error of the time delay calibration switch, so as to reduce the knowledge level requirements, test The effect of high efficiency and simple parameter setting process

Inactive Publication Date: 2015-08-12
STATE GRID CORP OF CHINA +2
View PDF6 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, the traditional delay test method does not analyze the received message, does not read the delay calibration value in the IEC61850-9-2SV message, therefore, it is impossible to measure the delay calibration error of the delay calibration switch

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation
  • Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation
  • Method for performing calibration time delay error testing on time delay calibration switch of intelligent substation

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] In the following, the method for testing the delay error of the smart substation delay calibration switch provided by the present invention will be described in detail in conjunction with the accompanying drawings and specific embodiments.

[0029] The method for testing the delay error of the intelligent substation delay calibration switch provided by the present invention adopts the "delay calibration switch" to carry out IEC61850-9-2 sampling value (SV) networking, and the protection device does not depend on the external synchronous clock source. The interpolation method realizes SV synchronization, which solves the problems of large number of optical fibers in smart substations and difficult maintenance of the secondary system under the current SV "direct mining" mode. Delay Calibration The switch calibrates the delay value of switch transmission and processing SV message in the specific field of each frame of SV message. For cascading of multiple switches, this val...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for performing calibration time delay error testing on a time delay calibration switch of an intelligent substation. The method comprises the following steps: performing special processing on a transmitting port SV (Sampling Value) message; after the time delay calibration switch receives the SV message, calculating a time delay value from the entrance of the message into a receiving port to the transmission of the message from another port, and filling the time delay value into a reserved field of the SV message; receiving and filtering a specific SV message by the receiving port, and locking a first bit time scale of a received first frame message; calculating a measured time delay value; solving the received SV message, and extracting a switch time delay value calibrated in the reserved field of the SV message; and calculating the difference between the measured time delay value and the calibrated time delay value. The calibrated SV time delay error of the switch can be measured conveniently, so that the performance of the switch can be evaluated, and the reliability of interpolation synchronization on the SV message received by a relay protection device can be ensured. Moreover, a parameter setting process is simple; the requirement on the knowledge level of testing personnel is lowered; and the testing efficiency is high.

Description

technical field [0001] The invention belongs to the technical field of intelligent substation testing, and in particular relates to a method for testing delay error calibration of an intelligent substation delay calibration switch. Background technique [0002] At this stage, the sampling value (SV) data collection of intelligent substation protection devices generally adopts the "direct sampling" mode, and the SV message follows the IEC61850-9-2 protocol. The merging unit (MU) is connected to the protection device by point-to-point optical fiber. The advantage of this mode is that the SV data synchronization of the protection device in the entire substation does not depend on the external clock system, and only needs to ensure that the transmission delay of the SV message from sampling to MU output is fixed. It is known that, under this premise, the protection device can use an interpolation algorithm to realize SV synchronization between different MUs. However, the disadv...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H04L12/26
CPCH04L43/0852H04L43/106
Inventor 李大勇黄毅房亚囡王洋张永伍韩业宏邓星星杨经超
Owner STATE GRID CORP OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products